Design of sampling mixer and A/D converter for high IF digitization by Sen, Subhajit
Design of Sampling Mixer and A/D Converter 
for High IF Digitkation 
by 
Subhajit Sen 
A t hesis 
presented to the University of Waterloo 
in W e n t  of the 
thesis requirement for the degree of 




@(Subhajit Sen) 1997 
National Library I*I of Canada Bibliothèque nationale du Canada 
Acquisitions and Acquisitions et 
Bibliographie Services services bibliographiques 
395 Wellington Street 395, rue Wellington 
Ottawa ON K1A ON4 Ottawa ON KI A ON4 
Canada Canada 
Your Ne Votre? 
Our rik ~orre  refénmce 
The author has granted a non- 
exclusive licence allowing the 
National Library of Canada to 
reproduce, loan, distribute or sell 
copies of this thesis in microfom, 
paper or electronic formats. 
The author retains ownership of the 
copyright in this thesis. Neither the 
thesis nor substantial extracts kom it 
may be printed or otherwise 
reproduced without the author's 
permission. 
L'auteur a accordé une licence non 
exclusive permettant à la 
Bibliothèque nationale du Canada de 
reproduire, prêter, distribuer ou 
vendre des copies de cette thèse sous 
la forme de microfiche/nlm, de 
reproduction sur papier ou sur format 
électronique. 
L'auteur conserve la propriété du 
droit d'auteur qui protège cette thèse. 
Ni la thèse ni des extraits substantiels 
de celle-ci ne doivent être imprimés 
ou autrement reproduits sans son 
autorisation. 
The Cniversity of Waterloo requkes the signatures of dl persoru using or ph* 
tocopying this thesis. Please sign below, and give address and date. 
iii 
Abstract 
The thesis discusses the issues and solutions in the design of an A/D convert- 
ers for high IF signals in wireless communication systems. The fùst part of the 
thesis examines the problem of harmonic and intermoddation distortion in high tre- 
quency MOS sampling mixer circuits. It departs fiom traditional analysis for such 
circuits by using the method of Volterra series. Three different distortion mecha- 
nisms are identifled and analyzed separateiy for the topplate sampling mixer: the 
time-invariant distortion valid for O fall t h e  of the gate LO signal, timevarying 
distortion due to finite fall time and non-uniform sampling distortion due to abrupt 
cutoff' The thesis adapts and applies the method of Volterra series to aU the three 
mechanisms and derives expressions for distortion for them. It then analyzes the 
practically important case of bottom-plate sarnpling. The second part of the thesis 
discusses issues in the design of a passive sigma-delta modulator operating at the 
high dock-speeds necessary for adequate SNR and bandwidth. In particular, it dis- 
cusses the design issues of a BiCMOS comparator consisting of a preamplifier and 
regenerative-latch with low input-referred noise and high clock-speed. Finalfy, the 
design issues and implementation detait of an experimental, proof of concept, IF 
digitizer using a passive loopfilter based sigma-delta A/D converter in a 0.8 p rn 
BiCMOS technology are discussed. The prototype achieves an SNR of 72 dB, HD2 
of -72 dB,IM3 of -65 dB for a -3 dBm ZOOMHz IF input signai at a power level of 
12.5 mW. 
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Chapter 1 
Introduction 
1.1 Background and Motivation 
The signal processing requirements imposed by conditions in a wireless communica- 
tion Channel (in contrast to other Ends of information channels) is one of the most 
challena@ng in a scientific and technical sense. This challenge cornes about because 
of the fact that, though the physics of electromapetic propagation, through say a 
transmission line, is well understood, a good deal of confusion st ill exists among the 
scientific community around issues related to mathematic modeliag , circuit represen- 
tatioqdevice operation, figures of merit and measurement techniques at RF (radio 
fiequemies). Added to this are technicd difficulties relating to the harshness of the 
wireless chamel: the extremes of received power levd of the desired signal(possib1y 
varying rapidly with time) together with extremes of power levels of the interferhg 
channels, and the great diversity in the type and number of interferhg signals. 
Traditiondy, a divide and conquer approach has been used to overcome the 
&ect of strong interferhg signals occupying nearby channels and masking a weak de- 
sird signai : mixing the received signals down to a Iower intermediate frequency(at 
which it would be easier to amplify as welI as filter out undesired signals) band- 
pass filtering the lower intermediate frequency, a m p l i f ' g  it and repeating the sarne 
strategy for a lower intermediate fkequency. This approach is shown in Fig. 1.1 and 
is known as heterodyning. The last m k h g  stage is u s u d y  a part of a detector and 
consists of a pair of mixers with their local oscillators (LO) in quadrature(90 degrees 
phase shifted from each other). This is done in order to preserve the phase infor- 
mation of the signal. The variation in the desired signal strength is compensated 
with an automatic-gain-control circuit(AGCj. This approach, though the mainstay 
of almost al1 conventional wireless receiver d e s i p ,  has many drawbacks. The k s t  is 
the complexity and cost of the approach when implemented in IC form: each IF fü- 
tering stage requiring external LC/crystal/ceramic filter, each mixer stage requiring 
a separate local oscillator(L0). h o t  her drawback is the excessive power dissipation 
in this architecture due to multiple mixers, amplifiers, and off-chip driver stages and 
portability issues due to the size and weight of batteries. 
Figue 1.1: Principle of radio detection using multiple IF stages 
Another approach to the complexity of the wireless signal processing problern 
has been the conversion of the wireless signal at  any stage of the signal processing 
chain into digital form. Digital representation of the signal allows channel selec- 
tion(filtering),gain control and demodulation with an accuracy and repeatability 
that is difEcult to achieve using interna1 or external analog components. This also 
has important manutacturing advantages for high-volume wireless based consumer 
products such as cellular phones since trimming procedures can be eliminated. Even 
though A/D conversion hss been used for baseband or low IF signal processing in 
wireless transceivera, its use in IF processing has been limited so far. One of the 
reaons for the slow evolution of IF 4 / D  conversion is that s amphg  has been tra- 
ditiondy understood as an ideal mathematical operation of taking uniform instan- 
taneous snapshots of a signal and is therefore quite removed fiom the cornplexity of 
the real world circuits in which a host of circuit imperfections cause deviation (and 
therefore distortion and noise) from the mathematical ideai. This thesis examines 
the issues involved in the A/D conversion of high IF signals (lying in the 100-150 
MHz fiequency) and clarifies the prospects for conversion of higher IF or even RF 
frequencies lying at or beyond 900 MHz. 
1.1.1 Cornparison with State of the Art 
A first step in the direction of IF b /D  conversion is a 13 bit signa-delta A/D 
converter with built-in mixer for 10 3iHz IF input kequency using CMOS technology 
by Feng Chen [II . However, there are two Limitations to this work. First of ad, this 
work is IinUted to a relatively low LF of about 10 MHz. Secondly, the rnodulator 
clodc frequency, which decides the oversarnpling ratio and therefore the SNR, is 
limited also to 10 MHz. One of the reasons for this is that the gain-boosting circuit 
upon which this work relies to irnprove SNR, degrades the distortion distortion 
performance at hi& IF input and clock fiequencies. 
A second approach using a bandpass sigma-delta modulator uses a clock that 
is four times the IF frequency. Simply as a consequence of this fact, the achievable 
SNR rnay be poor and the power dissipation rnay be excessive. Additional dissipation 
may be due to the active(opamp based) loopfilters used though opamp sharing 
architectures do help to reduce the power somewhat. The main advantage of this 
approach is that 1-Q separation rnay be done very easily(by selecting alternate bits). 
Since 1-Q separation is done in the digital domain, 1-Q path mismatch does not 
occur. A design that combines IF AGC stage, subsamphg gain stage and bandpass 
sigma-delta rnoddator has been reported in [2]. However, rneasurement results show 
a peak SNR of about 60 dB for an IF of 80 MHz. This work also does not report 2 
tone measurement results at 80 MHz R?. 
This thesis overcomes the limitation of the prior state of art in the most 
important areas. First, the sample-and-hold circuit, that is essentially a rnixer, is 
analyzed using the method of Volterra Series. This analysis is further extended 
to the time-varying case when the clock waveform has h i t e  faIl-time. Using this 
analysis the distortion behaviour of the mixer can be predicted upto a few hundred 
MHz or even higher and has been experimentally verified upto 100 MHz. Secondly, 
the moddator SNR has been improved by usinj BiCEvlOS technology 
(a) by making use of the high gg, of the bipolar transistor in the comparator ro 
reduce its equivalent input noise 
(b) by increasing the modulator clock frequency and hence the oversampling ratio 
by a faster BiCMOS circuit design. 
In this chapter, direct sampling and A/D conversion of an IF signal is discussed 
and considered as an alternative to the conventional approach: mkhg  down the 
IF signal, performing low-pass filtering on it and folIowing it by a baseband AJD 
converter. The concepts of image rejection, intermodulation dktortion(IîV13) related 
to mixers and dernodulators are introduced. Finally, the bandpass sampling mixer is 
introduced and compared with conventional MOS Gilbert mixer for low frequencies. 
1.2 Bandpass Sampling 
The Nyquist cnterion specifies that the minimum sampling rate for a band-limited 
signal is twice the maximum trequency component in the signal. For a bandpass sig- 
nal of bandwidth 2B and centered around a fiequency f, the sampling rate specified 
by this cnterion is 2 f, + 2B. However, a simple extension of the sampling theorem 
shows that such a rate may not be the minimum necessary for perfect reconstruc- 
tion of the signai. The Bandpuss Sampling Criterion specifies that the minimum 
rate at which the A/D converter has to sarnple in order to preserve the infamation 
content of the signal(i.e. no spectnun overlap of the frequency shifted versions of 
the input signal spectnun) lies between 4B and 8B [3]. This k Uustrated in Fig. 
1.2. This criterion, therefore, relaxes the samphg rate requirements on the A/D 
converter. A critical requirement for bandpass sampling A/D converters is that the 
sample-and-hold circuit be able to instantaneously sample the bandpass signal with 
sutficient accuracy. A second critical requirement is that the signal be sufficiently 
band-limited ushg bandpass fJters to prevent the aliasing of components outside 
the signal bandwidth. 
;Minimum nmpIing rate 
for 
Bandpars Sampling Nyqukt Sarnpling 
I a- 1 
Figure 1.2: Effect of Nyquist and bandpass sampllig of an IF signal 
It is clear that ideal bandpass sampling, apart Erom continuous to discrete time 
conversion, aIso achieves frequency down-conversion or m*ing by shifting the center 
frequency of the bandpass signal by a multiple of the sampling rate so that in the 
discretetime-fiequency domain it ües between O and haif the sampling rate. In this 
sense the sample-and- hold (sometirnes knom as t r  ack-and-hold) circuit component 
of the A/D converter can and wül be referred to as the sampling mixer. For the 
case of narrow-band dgnals (f, > > 2B), if a samphg rate that is a sub-multiple of 
the the maximum fiequency (f, f B I- f,) is chosen, the sampling mixer is referred 
t o  as sub-sampling mixer. The overall scherne of IF down-conversion(minng) and 
A/D conversion is shown in Fig. 1.3. The baseband A/D converter is clocked at  
a sampling rate that is large enough to accommodate the signai band. The base- 
band switdied-capacitor network may provide some channel selectivity and/or signal 
gain. This architecture essentidy isolates the problem of IF 4 /D  conversion into a 
problem of bandpass sampling with a weU-designed sampling mixer and the problem 
of processing discretetime signals with relatively small bandwidth as compared to 
the IF signal center frequency f, using a baseband switched-capacitor network and 
finally the A/D conversion of the discrete-the samples. 
Figure 1.3: Overd  scheme of IF digitization using bandpass sarnphg 
1.3 A Radio Architecture using IF Digitization 
A radio system that uses bandpass sampiing of IF signais is shom in Fig. 1.4. 
Signais from the antenna are processed through an RF &ont-end consisting of RF 
pre-selection flters,LNA, first Mixer, IF amplifier, IF filter and .4GC. The output 
of this fiont-end is the desired channe1 as weii as undesired channels in the same 
band. The e s t  mixer LO is of fixed fkequency. Channel seteetion is done by tuning 
the frequency of the second mixer LO. Since this is at the first IF fiequency and not 
near the frequency of the RF signal, the phase noise speciikations are easier to meet. 
The dioice of the &st IF fiequency cornes corn image rejection requirements that 
constrain the first IF to be about one-tenth of the fkequency of the RF sipaI .  This 
leads to a first IF fiequency of about 100 MHz for a 900 MHz R F  signal. The output 
of the RF fiont-end is now processed through two separate A/D converters that 
sample and mix down to baseband or to a low second IF using two separate sampling 
mixers with their sampling (LO) clocks in quadrature phase. This method of mKing 
and detection is known as quadmture miring and quadrature detection. Each of these 
A/D converters (including their associated sampling mixer) are referred to hereafter 
as an IF digitizer. 
10oMHz in p t m e  
r f i  frrq. 
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Radio Architecture for 100 MHz IF Digitization 
Figure 1.4: A radio architeciure using 100 N H z  IF A/D conversion 
This thesis is concerned mainly with the design of the IF digitizer. TWO of the essen- 
tial bloch of the digither are the sampling mixer and the baseband A/D converter. 
Chapter 2 summarizes the physical mechanisms in the MOS device that degrade 
the resolution of the sampling mixer by adding distortion and noise. Chapter 3 
contains a mathematical anaiysis of the distortion mechanism in the sampling mixer 
using Volterra series. Chapter 4 discusses the the issues related to the design of the 
baseband A/D converter specifically concentrat h g  on passive sigma-delta modula- 
tor implementation for low power. Chapter 5 discusses the design of a prototype 
proof-of-concept IF digitizer, measurernent results,chip layout and PCB layout is- 
sues. 
1.5 Specifications of IF Mixers 
&Exers are difEcult to characterize from the viewpoint of gain, distortion and noise. 
Additional dXculties lie in measurement techniques for important figures of merit. 
For example, a figure of merit for noise may be specified in terms of equivalent 
input-referred noise voltages and currents as is frequently done for low-frequency 
analysis. However, at high frequencies such measurements are difficult to cary 
out and even lose meaning when transmission lines are involved since voltages and 
currents change dong a transmission fine that is not matched at both ends. Instead, 
signals are chazacterized in terms of power and the mixer characterized in terms of 
scattering ('s') parameters. Nevertheless, important features of circuit behavior do 
not change if the terminal voltage point of view is retained for both anaiysis and 
measurernents. 
1.5.1 Dynamic Range Specifications 
The dynarnic range requirement on the mixer specines two extreme input signal 
Ievels over which the mixer is able to detect weak desired chamel signais: 
Distortion Limit: Strong adjacent chamel interferers with the weak desired 
channe1 signal(Fig. 1 .%a) 
Noise Limit: Extremely weak desired channel signal barely resolvable above 
the noise floor.(Fig. 1.5-b) 
Distortion in the mixer produces harmonic and intermodulation components 
in the desired band due to the presence of strong interference signals. The dynamic 
range requirements on the mixer are dependent upon the filtering and gain distri- 
butions in the receiver as welI as the AGC design. For enmple, the dynamic range 
of an IF digitizer with a resolution of DR dB can be Mproved to (DR + &,) d B  
if the digitizer is preceded by an AGC with a maximum gain of .la,,. 
Noire Llmit 
(b) 
Figure 1.5: Dynamic range requirements 
Distortion speciflcations 
Distortion in an amplifier circuit rnay be specified to be of harmonic or 
intermodulation type. For example, if a sinusoid A - sin(2?rfRFt) is applied to a 
circuit input, the harmonic distortion of n'th order, HD, may be defined to be the 
ratio of the magnitude of the fiequency component at t z f ~ ~  appearing at the 
output to that at fRF.  If two tones at fl and fi are applied at the input, the 
output consists of tones which in general are at mfi nfi. The IM: is dehed to 
be the ratio of the magnitude of the distortion component at fi + f2 at the output 
to the component at fi applied at the input. IM; rnay be analogously defined by 
considering the magnitude of the output distortion component at fi - f2. The 
i1bf3 is defined to be the ratio of the magnitude of the distortion component at 
2fr - f2 at the output to the component at fi. Li the case of mixers, the distortion 
components and the signal component of interest WU be shifked by the 
local-oscillator frequency fLo and its hannonics. This will be discussed further in 
chapter 3. 
Image reject ion specifications 
One of the problems inherent in a mixer is that when it down-converts a signal at 
frequency fw to an intermediate fiequency f IF with a local oscillator clock at f,, 
the mixer will down-convert the desired signal at fw = f, - frF as weU a an 
image signal at fw-imap = fi + f IF  Thus the mixer may become sensitive to 
strong interferhg signais located at 2 f IF  above the desired signal. This problem 
ruay be aUeviated by using bandpass filters and tuned amplifiers preceding the 
mixer which filter out the image band as iUustrated in Fig. 1.6. It may also be 
overcome by a specially designed image ~ e j e c t  mixer which converts the desired RF 
signai an into analytic form (which is a complex representation that has a 
one-sided spectnim), and performing ideal frequency shifts in the cornplex domain. 
The image suppression using this technique is limited by the accuracy of complex 
multiplications. 
(Desired signal) (Undesired signai) 
Figure 1.6: Image rejection using a bandpass filter 
The image rejection of a mixer is defined as the ratio of the sensitivity in the image 
band of the mixer to its sensitivity in the signal band. This specifkation depends 
upon the spectnun allocations in bands adjacent to the desired band. 
Noise specifîcat ions 
The noise specification of the mixer m a y  be expressecl in terms of an equident  
noise voltage referred to the input. This specification rnay be apressed in terms of 
the Noise Figure by referring the equivalent input noise power to the power 
developed in a 50 ohm resistor. The equivalent input noise voltage takes into 
account the thermal, shot and l / f  components of noise in the sampling mixer and 
the A/D converter. Chapter 4 discusses the analysis of noise for the sampling 
mixer and the passive loop-filter based sigma-delta moddator. 
A Cornparison of Mixer Architectures 
In this section, the MOS Gilbert mixer and the NMOS switch mixer are 
introduced and compared kom the viewpoint of distortion. The objective is to 
show that for relatively low frequencies NMOS switches with capacitive load offer 
better distortion than MOS Gilbert mixers. 
1.6.1 The MOS Gilbert Mixer 
The 310s Gilbert mixer is an adaptation of a mixer based upon the 'Gilbert 
multiplier' [4]. A possible implementation of a MOS Gilbert mixer is shown in Fig. 
1.7. For suitably srnail sinusoida1 input signals at fRFand f ~ o ,  the circuit 
hinctions as a multiplier so that the output voItage consists of sinusoids at 
fiequencies ( fRF f ho). The sinusoidal fiequency component at (fRF + fLO) wiU 
be filtered by the low-pas filter(R1- Cl) formed a t  the output nodes so that the 
mixed down component at ( fRF - fLO) appears at the output. h a general 
non-ideal multiplier, the output will consist of sinusoids at  (mf- 2 nfLo) for 
integers m and a, sorne of which wilI form distortion components close to and at 
mdtiples of the desired downconverted signal at ( f R F  - fLO) .  
In practice, the mixer is operated with large LO signals and s m d  RF signals. The 
transistors M3 ,M4,Mti,M6 behave as commutating switches which are either in the 
triode region when the LO signal is 'HIGH' and in cutoff when LO is 'LOW'. Their 
function is to steer the differential drain current in the emitter-coupled pair 
Ml-M2 into one output node or the other dependhg upon the polarity of the LO 
signai. It  may be easily shown that in this mode of operation, the differentiai 
output current flowing into the output nodes is equal to the differential drain 
current of the source-coupled pair multiplied by a periodic square wave waveform, 
S(t), that has an alternating pattern(+l,-l,+l ..) with 50 % duty cycle, with a DC 
value of O and with a period of T, = l/fLo. This square-wave function can be 
expanded into a Fourier series: 
where the switching coefficients are obtained as 
2 We therefore obtain b1 = y, bz = O, bS = 2 3n' 
Under these ideal switching conditions, the distortion of the mixer is primariiy 
governed by the distortion in the source-coupled pair Ml,M2. The distortion in the 
mixer May be obtained by expanding the dserential output current of the 
source-coupled pair(& = idl - idz) as a power series expansion of the differential 
input voltage v;,: 
K'=/? 
where al = Jz a2 = O al = --- 
16 JIeE 
The voltage developed at the output without the low-pas5 filter is therefore: 
With a low-pass filter formed at the output nodes by shunting them with 
capacitances to ground, the output of the mker may be given by: 
Rom the coefficients and b; above we may now determine the harmonic 
distortion in the output voltage as: 
For a 100 MBz IF mixer design, with a (VGs - VJ of O.53V [5] the caiculated value 
of 1M3 is -42.6 dB. 
1.6.2 The NMOS switch mixer 
An NMOS switch mixer is shown in Fig. 1.8-a. Its basic operation is as a switch 
that chops the input voltage with a pulse pattern as shown in Fig. 1.8. When the 
Figure 1.7: Conventiond "Gilbert* mixer using MOS transistom 
gate voltage is 'RIGHT(VDD), the output approximately follows the input with a 
deviation that depends upon the switch drain current characteristics. When the 
gate voltage is 'LOW', the output collapses to the ground voltage. This type of 
mixer has been extensively studied in [6] 
Figure 1.8: MOS switdi mixer wiih a resistive load(a) and ite equivalent circuit(b) 
The expressions for distortion in the NMOS switch mixer may be derived by 
assuming a load of conductance G and assuming that the MOS transistor is on so 
that it is in the triode region i.e. there is no switching and therefore no e n g  
operation taking place. The circuit is now said to be operating in the 'amplifier' 
mode. The output voltage can now be expressed as a power series (or Taylor 
series) expansion of the input voltage. 
The distortion components for the 'amplifier' mode are then obtained directly fiom 
the coefficients of the power s e r i s  expansion of the output voltage. The distonion 
coefficients in the switdiing or mcMg mode are determined simply by multiplying 
the coefficients in the 'amplifier7 mode by the switdiing coefficients given by 
equation (1.1). 
If the NMOS transistor has a finite device constant K' and therefore finite 
conductance, the smd-signal non-linear drain current equation can be written as: 
1 
Therefore, replacing vd by u,, v, by vin and g by K'(v~~ - K) we have: 
Expressing vo = vol + voz + . . . where v, is the n'th order distortion component 
and equating the t e m s  of the same order on both sides, we obtain for small G, 
Hl = 1 (1.6) 
'The ac non-lincar drain Nmnt eqyation is obtaintd by rewriting the gmeral MOS equation 
Id = K'((v's - V.)Vos - iVzs)m t h a b  the signal dependent term Vs U aepamted h m  the 
( ~ G S  - VI) 
The expressions for conversion gain and hamonic distortion terrns may be 
obtained from the power series coefficients, Rn, from the definitions @en in 1.5.1. 
ilssriming that the circuit input is a sinusoid A cos(wRFt) 
where the operator 1 1, ,ives the amplitude of the n'th harmonic. 
Assuming that  the input consists of a s u m  of two sinusoids, 
(-4 - COSWRF~ t j A C O S W ~ ~ ~ ~ ) ,  the third order intermodulation distortion may be 
derived as, 
F'rom the above definitions, the conversion gain(Hl), harmonic and 
intermodulation distortion in an NMOS switch mixer with resistive load and 
operating in the 'amplifier' mode may be obtained as, 
where A is the amplitude of the input signal, X' is the device constant equal to 
&,F, VGS is the gate-source bias and & is the effective threshold voltage. 
It may be observed that as G -+ 0, the distortion components tend vanish since the 
non-iinear drain current becomes vanishingly srnall. This leads to the expectation 
that if the load of conductance G is replaced by a capacitive load with susceptance 
WC the distortion in the mixer ma? be srnaIl for sufficiently smaU w and C. This 
circuit now becomes a sampling mixer. 
The exact calcuiation of harmonic and intermodulation distortion in a sampling 
mixer cannot be done by using a power series. This is because power senes analysis 
assumes t hat the circuit consists of memoqless (purely resistive) non-linearities. 
.Uthough in some cases a simple substitution of G by j w C  gives correct resdts, 
this substitution faiis in general. For a precise and complete analysis, which gives 
correct predictions for distortion, it is necessary to use Volterra Series. This issue 
will be revisited in chapter 3 where Volterra Series is introduced. 
In addition to the distortion due to a non-iinear drain current, the samphg mixer 
s d e r s  fiom a number of impairments that degade the noise and distortion 
performance of the circuit. The next chapter wiIl summarize the physicd 
mechanisms of the NMOS device that limit the accuracy of the sarnpling mixer 
circuit. 
Chapter 2 
Accuracy Limitations in MOS 
sampling mixers 
In the previous chapter it was shown that an ?MOS switch mixer with capacitiïe 
load is superior in terms of its distortion performance compared to the MOS 
Gilbert mker. The mixer is now known as the simple or the topplate sampling 
mixer and is shown in Fig. 2.1. The topplate sampüng mixer operates as follows. 
When the sampluig dock voItage applied at the gate is 'EIGH' the transistor is on 
and the output tracks the input. When the dock voltage goes 'LOW' the 
transistor is in cutoff, the output is fiozen and a sampled voltage is stored on the 
topplate of the sampllig capacitance, C. tlnother variation of the sampling mixer 
is the bottom-plate sampling mixer which WU be introduced in chapter 3. 
In this chapter , the physical mechanisrns of noise and distortion that Iimit 
the accuacy of A/D conversion in a MOS sampling mixer will be summarised. 
These mechanisms set b i t s  to the signal-to-distortion ratio, SDR, and the 
signal-tenoise ration,SNR that can be achieved by the circuit. They also serve to 
illustrate the basic tracleof5 between the signai-to-noise and signal-to-distortion 
ratio in the MOS sampling mixer. Since the MOS rrampüng mixer is the most 
Figure 2.1: The top-plate sampling mixer 
important circuit block that limits the performance of an A/D converter for IF 
digitization, it wilI set the performance limits for the overall A/D converter as well. 
2.1 Distortion Limits in a MOS Sampling Mixer 
The distortion in a MOS sampling mixer occurs maidy due to: 
1. drain current as a non-linear function of the source and drain voltages with 
the gate voltage assumed fixed 
2. modulation of threshold voltage due to body effect 
3. non-linear source and drain capacitances 
4. " aperture effects" due to finite faU time of the gate voltage 
5. channe1 charge as a non-linear function of the source and drain voltages 
A cornplete and accurate calculation of distortion for the sampling mixer due 
to items (1)-(3) can only be done by formdating a non-linear time invariant 
system and using the Volterra Series method to solve for distortion. This wiU be 
done in chapter 3. An accurate calculation of aperture effects on distortion is more 
difEcult and wiU be done using the time-varying formulation of a Volterra Seriw in 
the same chapter. In this section a simple estimation of distortion due to drain 
current non-linearity and the non-linear channel-charge WU be calcdated using 
power series analysis. 
2.1.1 Distortion due t o  MOS Drain Current Non-linearity 
In the previous chapter the expressions for distortion for NMOS switch mixers with 
a resistive Ioad were calculated assuming an 'amplifier' mode of operation. If the 
output of the circuit is observed in the discrete-time domain (i.e. taking snapshots 
of the mixer output at  sampling interval) and assuming that the bandpass 
sampling criterion holds, the the discrete-time frequency spectrum is a periodic 
non-overlapping replication of the spectrum in the continuous-the domain at 
i n t e r d s  of the sampling frequency. Thus, under a set of ideal switdiing conditions 
(such as O fall-time and no charge injection), it may be s d c i e n t  to obtain an 
estimate of harmonic distortion by detemiining the distortion of the mixer in the 
'amplifier' mode. For a sampling mixer a k s t  order estimate of the distortion rnay 
be obtained by replacing G in the hX0S switch mixer by jwC where C is the 
total sampiing capacitance. This leads to the following formuiae for distortion, 
HD2 = AwC 
~K'(v& - &)l 
where A is the amplitude of the input signal, K' is the device constant equd 
w to  pCmZ-, VGS is the gate-source bias and & is the effective threrhold voltage. 
The minimum distortion will occur when t here is no explicit load 
capacitance at the output and the total capacitance consists of the source/drain to 
substrate capacitance of the device only. These junction capacitances are a 
function of the geometry of the transistor and the technology used. If the load 
capacitance is expressed as C = cWLC, where WLC, is the total gate 
capacitance, where c is the scale factor between the source/drain capacitance and 
the gate capacitance, and L is the minimum effective length of the transistor, we 
may mite  the expressions for harmonic distortion as follows: 
Note that the quantity 
L' 
is proportionai to the f~ of the process. 
P ( ~ S  - Vt) 
Thus: the lower bound on the harmonic distortion of the s amphg  mixer is 
independent of the device size and is limited by the process fT and the IF input 
fiequency. ' Table 2.1.1 shows the parameters for a 5 V 0.8~ BiCEvIOS process. 
ilssuming a gate-source bias of 2.5 V, c = 1, an effective gate Iength equal to the 
minimum effective length, L = 0.8pm, a Vt = 0.8147, an input amplitude 
A = 0.316V (corresponding to a O dBm signal) and an input signal fiequency of 
100 MHz, an HD2 = -66.5dB and HDs = -87.ldB are obtained. 
2.1.2 Distortion due to Charge-injection 
In a MOS switched-capacitor circuit the channel charge stored in the MOS 
switching transistor when it is on, is a non-linear function of the source/drain 
-- - 
'A B~CMOS pmeess ia a m e d  because an NMOS based sampüng mixa and looptüter can 
ba used for achieving low distortion and a low noise hi&-qeed bipoiar transistor for designing the 
cornparator(1-bit quantizer) of the sigma-delta modhtor. 
Table 2.1: Typical BiCMOS process parameters 
terminal voltages. 
where u, is the small-signal source voltage, CB is the buIk bias and 2 P f  is the 
surface potential of a transistor in strong inversion. When the transistor turns off, 
this stored charge is redistributed between the source and drain terminds and wiII 
therefore contribute to distortion. The charge partitioning depends upon a 
switchLig parameter B = (V& - and the ratio of the capacitancu at the 
aC 
source and drain termin&, where a is the faU slew-rate of the voltage applied at 
the gate and C is the load capacitance [7]. Here the wont case distortion due to 
charge injection in a simple representative passive switched-capacitor circuit will 
be analyzed. This circuit b shown in Fig. 2.2. ML and C, f o m  a sampling mixer. 
C, is assumed to be mu& srnéder than the dump capacitance, CL. The gain of 
this circuit is unity for sufnciently s r n d  input fiequemies near DG so that low 
frequency distortion components at the output can be referred to the input 
directly. The distortion due to chargeinjection occurs when M l  and M2 turn off at  
the end of clock-phase 41 and $2, respectively. 
M l  turning off: If the turnoff of 1M1 is slow due to a large f a  t h e  in the 
clock phase $1, the channel charge fiows mostly to the input terminal since the 
Figure 2.2: Charge-injection in a passive SC circuit 
terminal, impedance looking into that node is O. The worst case distortion occurs 
when the gate voltage falh instantaneously, so that the MOS transistor cuts off 
abruptly. Under this condition, the charnel charge is partitioned equally between 
the two terminah. .ksuming srnall-signal conditions, the signal dependent 
components in equation (2.5) can be expanded as 
where Vx = (-Va + 24 f ) .  
This expression leads to a power series expansion of v., the sampled voltage 
as foUows: 
Rom this equation the power series coeflicients may be derived as: 
.4ssuming an input sinusoid of amplitude A, the expressions for harmonic 
distortion may now be derived as : 
Cpon substitution of a reasonably srnall s a m p h g  capacitance of 
Cs = O.2pF, W/L = 100 pm/0.8pm (based upon an optimal design given in 
chapter 5) and the relevant parameters fiom Table 2.1.1 we obtain an 
HDz = -62.6dB and HD3 = -94.9dB for A = 0.316V. 
M2 turning off: In this case, only the channei charge of M 2  injected into 
CL matters, since the charge injected into Ca will be discharged during the next q5i 
phase of the clock anyway, when Ca samples the input. Under the worst case 
condition that the gate voltage f d - t h e  is sufEciently large and Ca « CL, b o s t  
ail the Channel charge will flow into CL, However, since CL is much larger than Ca, 
the distortion voltage components will be much smaller than for the case when Ml 
turns off. 
2.2 Noise in a MOS Sampling Mixer 
The sources of noise that limit the SNR in MOS sampling mixers are : 
O Thermal Xoke due to MOS switdiing transistors 
O Phasenoise in the sampiing dock 
Wide-band noise at the input 
The effect of thermal noise of the transistors constituting the sampling mixer 
h a .  already been discussed in [8]. The essential r s d t  is that the equivalent input 
noise variance is given by v: = kT/C, and that the noise power-spectral-density 
(PSD) is given by, 
Phase Noise in the sampling(L0) clodc: 
.hsuming that the s a m p h g  dock of period T is jittered by a random procesr C( t ) ,  
with power spectral density Sc( f ) ,  the PSD of the oscillator output can be shown 
to be [9]: 
This equation says that the effect of the jitter process is to  modulate the jitter 
spectnim around the LO center Eequency, f,, with a scale factor of $ (23  f,) *. 
When an RF signal is sampled with such a jittered dock, PSD of the sampled 
error is given by is given by: 
where the the IF frequency is given by kf, - f'. The noise variance may be 
calculated by assuming that the jitter process has a uniform spectral density 
Sc(f), and with variance RC(0) = A:~: 
The noise 
frequenc y 
spectral density due to jitter a t  the output for 
rnay now be written as : 
a given sampling clock 
(2.18) 
We rnay therefore observe that for a given rms noise jitter in the sampling clock 
period, the total nnç output noise voltage originating fkom jitter is proportional to 
the amplitude and fiequency of the IF input. This has important system design 
implications since the phase noise of the sampling dock produced by a synthesizer 
may have to be designed for an adequately srnall jitter. R o m  the above formula, in 
order to obtain an SNR of 80 dB for a O dBm, 100 MHz ZF input, a 10 MHz 
samphg clock and a 20 kHz signal bandwidth, the maximum rms jitter allowed is 
1-78 picoseconds. 
Wide-band Noise at the input: A simple estimate of the output power spectral 
density in a sampling mixer due to wide-band noise from the ZF input may be had 
by fisst observing that the finite sampling bandwidth of the s a m p h g  mixer when 
the NMOS transistor is on will filter out wide-band input noise. This low-pass 
fltered noise is sampled in the ideal sense as illustrated in Fig. 2.3. The 
undersampling of wide-band noise from the input results in aliasing of noise 
spectral components lying beyond *, as iilustrated in Fig. 2.3. Pwuming a 
wide-band input noise source of uniform(white) spectral density x, the noise 
spectral density at the output of the sampling mixer may be calculated simply by 
summing up the areas of bands around multiples of f , /2  and is found to be: 
where T is the time-constant of the sarnpling circuit. For a sampIing rate 
f, = ZOMHz, MOS W/L = lOOpjO.Sp,a sampling capacitance C, = 0.2pF, and 
assuming parameters given in Table 2.1.1, the output noise spectral density of the 
simple sampling mixer degades fiom its value at the input .nJi by a factor of 5003 
or 37 dB due to aliasing effects. It may be observed that the output noise spectral 
density due to wide-band noise at the IF input in a simple sampling mixer: 
0 degrades in direct proportion to the bandwidth of the circuit and therefore in 
inverse proportion to the sampling capacitance. 
0 degrades with decreasing sampling Lequencp or with subsarnpltig 
Figure 2.3: Mode1 for wide-band noise fkom IF' input 
The above discussion shows that t here is a tradeoff between signal-to-distortion 
and signal-to-noise ratio in the choice of the sampling capacitance. Increasing the 
sampling capacitance reduces the signal-to-distortion ratio arising fkom the MOS 
drain curent non-linearity as seen from equation (2.4) whereas signal-tenoise 
ratio due to a MOS switch thermal noise, as weil as wide-band IF input noise 
increases. The output noise spectral density due to aU the noise sources considered 
increases(and therefore SNR decreases) directly with a decrease in sampling rate. 
This sets a Iower limit to the subsampiing rate. The problem of aliased wide-band 
thermal noise and jitter in the sampling dock are serious. However, a rigorous 
mathematical treatment of noise is difficult since it involves the theary of 
stochastic Werential equations and has been addressed elsewhere [IO] . 4 more 
immediate problem is the analysis of distortion in a sampling mixer which wiU be 
discussed in chap ter 3. 
Chapter 3 
Distortion Analysis in MOS 
Sampling Mixers using Volterra 
Series 
In the previous chapters, distortion in MOS circuits h a  ben andyzed using a 
power series. If the circuit has fkequency dependent elements power series fails to 
correctly predict distortion. Although in a few cases (such as HD2 and HDs in the 
sampling mixer) a simple substitution into formula derived ming a power series 
may give correct results, but in general (a4 for 11i2,1M3) this method rnay fail. 
The generalization of a power series to include frequency dependent circuit 
elements (capacitors and inductors) is known as a Volterra series. The application 
of Volterra series to a non-linear circuit assumes that the circuit is tirneinvariant 
i.e. it is operating as an :ampMer' in which the output frequencies are 
harmonically related to the frequency of the sinusoid applied at the input. In 
contrast, a sampling mixer is a the-varying circuit in which the conductance of 
the NMOS switch ia modulated by the applied gate voItage waveform. Therefore 
the output consists of sinusoids at the sum and clifference of the sampling dock 
fiequency and the IF input frequency and their multiples. Nevertheles, essentid 
distortion behaviour of the sampling mixer may be obtained by a tke-invariant 
distortion analysis of the circuit using a Volterra series. Furthemore, in these 
applications Volterra series can be generalized to include time-wying behaviour 
under a set of conditions that are easily met bp the sampling mixer. This chapter 
will introduce Volterra series and apply it directly to the sampling rnixer by first 
assuming some ideal sarnpling conditions. It d l  then incorporate effects of finite 
f d - t h e  of the applied gate signal by generalizing Volterra series to include 
t he -va ry ing  circuits. This part has essentially been a contribution of Wei Yu([ll], 
1121) but has been included here for completeness. The overali goal is to arrive at 
formulae useful in the design of actual sarnpling mixer circuits. 
3.1 Analysis of Harmonic Dist ort ion Using Volt erra 
series 
Harmonic and intermodulation distortion can be andyzed using the theory of 
Volterra series [13]. The theory says that a tirneinvariant system that is mildly 
non-linear ' rnay be expanded into a Iinear terrn, plus a second order t e m ,  plus a 
third order term, etc. MathematicalIy, if the input is x ( t ) ,  the output y ( t )  is 
represented by a series of the type , 
'A d d y  non-linear ~yatem can be mu@y described aa a eyatcm in which the ompiitudes of 
the hear  components are mu& M e r  than the distortion(n0n-ber) components. 
where h,, (rt , rz - r,) is the n'th order Volterra kernel. More succinctly, ~ ( t )  can
be written as 
y ( t )  = E ~ [ z ( t ) ]  iH z [ x ( t ) ]  + H3[x(t)]  + . . ., ( 3 - 2 )  
where H, represents the n'th order operator with kerneI &. This series is c d e d  
the Volterra series. Volterra kernels form a basis for sutFciently weIl behaved 
systems. Therefore, a d c ü y  non-linear system can be expanded in Volterra series 
in one and only one way. 
3.1.1 Frequency Response: Volt erra Series Kernel Transform 
The Volterra kernels defined above also have their corresponding n-dimensional 
transforms defined as foIlows: 
Expanduig a system in a Volterra series enables the detennination of its 
sinusoidal fkequency response. T herefore the Volterra series is directly related to 
harmonic distortion [Id]. For example, the response to a sinusoidal input for a 
second order system contains terms that is M c e  the input frequency plus a DC 
term. More specifically, for an input of -4 - cos(wot), the output is, 
Since the first two (and the last two) terms are conjugates of each other, y ( t )  may 
be re-written as 
Thus, the response of a second order system t o  a sinusoid of fiequency wo is al30 a 
sinusoid of hequency 2wo and with amplitude jwo)l and phase 
a ~ d a n ( H ~  ( jwo, jwo) ) .  The determination of the Volterra series kernel transforms 
H, (wl - . w,) , can be done by inspection of the (non-Iinear) governing merential 
equation. This is done by first writing the output in its Volterra series expansion: 
The dserential equation is re-spritten *th v, expanded as above. Since the 
Volterra expansion is unique, terms of the same order can be separated. For 
example, the second order equation wilI contain terms such as v,f,, vinvol, vz, - .. 
Since, n'th order equation can consist only of terms involving u ~ ( , - ~ )  or lower 
order, the first order kernel transfomi HI, which is the same as the l i n e ~ e d  
transfer function, can be determined first and higher order transforms H, 
determined successively. The end result is that using the Volterra series expansion 
output voltage or current of a node may be written as a Volterra series expansion 
of the appiied input voltage or current consisting of a sum of sinusoids as follows: 
A f t f t e r  determinhg the kernel transforms H,, the following formulae are 
ob t ained : 
Intemiodulation can be quantified in a similar way: 
Therefore, obtaining the Volterra series coefficients is the key to caidating the 
harmonic and intermodulation distortion. 
3.1.2 Application of Volterra Series to  a MOS Gilbert Mixer 
4 MOS Gilbert mixer is a popular candidate for the implementation of RF 
mixers[[l5]]. In chapter 1, the distortion in the MOS Gilbert mixer shown in Fig. 
1.7 was derived using a power series method assuming iow RF and LO frequencies. 
The main source of distortion in this mixer cornes from the non-linearity in the 
transconductance amplifier formed by Ml-M2 due to the square-law relationship 
between the drain current and gate-source voltage. Thus the difFerential drain 
current of the source-coupled pair Ml-MZ is a non-linear fbc t ion  of the input 
voltage. The harmonic distortion in the differential current at 2 w m ,  3 w m .  - . wili 
be mked down by multiplication with the harmonies in the LO input by the 2 
sourcecoupled pairs M3-M4,M5-M6 to generate mixed-dom c o m p o n ~ t s  at 
Figure 3.1: Source-coupied pair 
In order to analyze the distortion due to the source-coupled pair Ml-M2, the 
latter is redrawn in Fig. 3.1. It U desired to find out the drain m e n t  in Ml,  iol, 
as a Volterra series expansion of the applied input u h  i.e. 
In order to detennine the G,'s, the Volterra series expansion of the 
common-source node v, should be derived: 
This is done by writing the KCL at the common-emitter node: 
Here, the vc,  s and UG, s are the total gatesource voltages(including the s u m  
of DC and smd-signal components) and v, is the smd-signal voltage of the 
cornmon source node. 
Upon removing the DC terms and using the substitution v ~ ,  s - v~ s = vin, 
the above equation rnay be re-written as foI1ows: 
Expressing va in its Volterra series expansion, 
the differential equation (3.11) rnay be separated into equations involving 
first, second and third order terms, 
These equations lead to Volt ena  kernel traasfonn (fiequency domain) 
expressions, 
Equations (3.12 - 3.14) can be transformed so that they are a function of the 
VoIterra kernel transforms H, and solved successively for n = 1 , 2 , 3 .  However, 
when doing multiplications, care has to be taken to mi te  the frequency domain 
expressions symmetricdy with respect to w l  + w? f . -. This is known as 
symmetrization of the kernel [14]. For example! the determination of H3(w1, w?, u3) 
would involve a term H l ( w l ) H 2 ( u 2 ,  w3) .  This term has to be re-written so as to 
make it sjmmetric with respect to w l  , w?, ~3 so that the Volterra kernel transform 
& itself is symrnetncal with respect to w l ,  wz, w3. 
FolIowing, these procedures, the Volterra kernel transforms may be obtained, 
The Volterra series coefficients for drain current ,G,, may be easiiy obtained 
from the coefficients El, for relatively low fiequencies 
Note that the gain G1 is half of the transconductance of the each transistor 
~ 1 / ~ 2 (  d m )  as expected trom srnail signai linear analysis. 
The harmonic and intemodulation distortion are obtained as, 
3.2 Mixing using " Ideal" Sampling: The-Invariant 
Distort ion 
The topplate sampling mixer is shown in Fig. 3.2. To visualize the m k h g  
behavior of the circuit, it may be modeled ôs a tirneinvariant non-linear 
systern(operating as an 'amplifier') followed by an ideai sampiing circuit as shown 
in Fig. 3.3. It is assumed that a constant voltage is applied at the gate and an RF 
signal, VRF(t) of sufficiently s m d  amplitude is applied at the input so that the 
NMOS transistor is in the triode region. The ftequency spectnun at the output of 
the amplifier formed by R,ul, C will have harmonic components at n f R ~  where 
n = 2 , 3  ... as shown in Fig. 3.4(b).  The findamentai as weU as the harmonic 
components of the amplifier can be analyzed using the tirneinvariant Volterra 
series theory. 
Figure 3.2: Topplate MOS sampling mixer 
;MOS mm. in t r i d e  r e g i o ~  I d d  
(Gate voltage = V ) - S)ch 
Figure 3.3: The tirne-invariant mode1 for MOS sampling mixer 
In order to mix the signal at fm down to near DC, it is sampied with a 
penodic impulse train shown in Fig. 3 . 4 ~ .  This is followed by an ideai Iow-pass 
filter with a cutoff frequency at fd/2 to extract the baseband component of the 
sampied output. The effect of this ideal sampiing operation is to repiicate the 
output spectmm by shiRing it by nf' where n = 1,2, .. so that a shifted 
cornponent of output is mixed d o m  to near DC. This is shown in Fig . 3.4(d). 
The harmonic components at nfRF will now reappear near DC at n f m  - nf, and 
dose to f 1 ~  = fRF - f,, in the baseband. It may aIso be noted that it is possible to 
rnix d o m  the output to the same positions in the baseband by using a sampling 
dock with a frequency that is a sub-harmonic of f, (subsampling). 
The mixing operation just described may now be used to approximate the 
behaviour of a sampling mixer under iome ideal conditions. The voltage appiied at 
the gate is an ideal square-wave with O rise and fd-tirne that switches the MOS 
transistor on and off periodicdy. Charge-injection and non-quasi-static d e c t s  of 




the 310s transistor are ignored. When the gate voltage is at VG, the MOS 
transistor is in the triode region and the output transistor tracks the input voltage. 
When the MOS transistor turns off the tracked output voltage is heId ont0 the 
capacitor. When the sampling mixer operates as a mixer in this manner it is said 
to be in the the-invariant mode. Assuming that the tirne constant of the circuit is 
much s m d e r  than the gate on period, the output voltage reaches steady state 
within several time constants after the MOS transistor turns on. Under this 
condition, assuming that the input signal has a sufficiently narrow bandwidth to 
guarantee that the bandpass sarnpüng criterion is met , the distortion components 
seen in the discrete-time fiequency dornain(Fig. 3.4-d) are the same as those for 
the case when the circuit is working in the 'amplifier' mode(Fig. 3.4a) except for 
shifts by integer multiples of the sampling fkequency. Therefore, to calculate 
distortion components when the sampling mixer behavior can be approxhated by 
time-invariant it is only needed to analyze distortion in the 'amplifier' mode, 
which can be done using the time-invariant Volterra series theory. 
f 2 f 3 i 
s J S 
" T.H. Output with sampiing and Low-pazs filtering 
1 i 
Some distortion terminologies are introduced and illustrated. Suppose that a 
single pure sinusoidd input sin(wt) is applied to a non-linear system, the harmonic 
distortion of nth order is defbed to be the magnitude of the s in (w t )  term at the 
output. If two tones are applied at the input, fkequencies at the sum and Werence 
of input frequencies are present at the output. Therefore, two different kinds of 
2nd order intermodulation (M2) are possible. For an input of sin(wlt) + sin(w2t) ,  
Dl: is defmed as the magnitude of the sin((wi t w 2 ) t )  term at the output, and 
IM, that of the sin((wi  - w 2 ) t )  term. Intermodulation of 3rd order (or IM3) is 
defined as the magnitude of the sin((2wi - w 2 ) t )  term for an input of 
sh(wlt)  + sin(w2t). It is to be noted that the physical origin of HD2 and Mt is 
the same, and HD2 is reiated to Dl: by a factor of 2. In the following andysis, 
unless explicitly specified IM2 refers to IM; . 
For example, in the case that the RF input has 3 tones at frequency fWr 
(say at 100.3MHz) and fw2 (say at 100.4MHz), respectively, with a sampling 
clock frequency f, a t  IOOMHz. The components visible in the baseband are shown 
in Fig. 3.5. The lOOkHz component is the MF component at fRFl - fm The 
200kHz component is due to IM3 at 2 f a F z  - fm (200.2MHz) mked down to the 
baseband. The component at 700kEh is the I&1: component at fRFi + fRF2 
(200.7MEz) mixed down. HD2 components at 600 and 800kHz, as well as HD3 
component a t  9001rHz, may aIso be observed. By using a differential architecture, 
even order distortion (e.g. HD2, M2) may be made considerably s m d e r  (by the 
mismatch factor) than in a singleended architecture. 
3.2.1 Time-Invariant Distortion in a Sampling Mixer 
The harmonic distortion of a sampling mixer is now analyzed under tirne-invariant 
assumptions. The distortion in the output is determined by calcdating its Volterra 
coeficients (Volterra kernei transforms). As discussed in chapter 2, distortion in a 
Figure 3 5: Mixing distortion using 2 tones 
MOS sarnpling mixer circuit configuration when it is operating in the 'amplifier' 
mode is due to the non-linear drain current source voltage relationship, non-hear 
source/drain junction capacitances and modulation of the threshold voltage due to 
the body effect. 
Distortion in a Sampling Mixer due to Drain 
The basic MOS drain-current equation is given as: 
Id = K'((vGS - %)VDS - $vis) 
where K' = pC,W/L, and & is the threshold 
Current Non-Iinearity 
voltage. Either the input or 
the output side may be regarded as the source. ilssuming that the output and 
input are considered to be the drain and source, respectively, the systern 
Merentid equation becomes: 
'1t may be shown thst the diaesence between the 
the two casea 
estimates of distortion is negiigibiy s m d  in 
where g = K'((V& - V;) ) .  Expressing v,(t) in its Volterra series expansion, 
where v,(t) = H,[v&(t):, the expansion is substituted into (3.27). Keeping only 
f is t  three orders, the following equation is obtained: 
Note, vin is fb t  order since the input is a pure sinusoidal; the term v: is second 
order; and 711212 is third order. Equating the coefficients: 
The solutions to this set of differential equations are the Volterra coefficients 6, 
H2 and H3. Since a constant gate voltage hence a constant g is assumed, it can be 
shown that: 
where the assumption of a smdl tirneconstant (g > j w C )  is used, and expressions 
are symmetrized. Substituting (3.30)-(3.34) into (3.7)-(3.10) yields the harmonic 
distortion and intermodulation. In particular, 
Distort ion in a Sampling Mixer due to Junction-capacitance 
Non-linearity 
The load capacitance of the sampling mixer whkh includes the non-hear junction 
capacitances can be written as, 
where Co indudes the junction capacitances. 
The system differentiai equation may now be written as: 
where g = K'((VGS - i;)). Expressing v&) in its Volterra senes as before, 
%(t) = VI ( t )  + u, ( t)  + v3 ( t )  i . , 
where v,(t) = Hn[uin(t)], substituting the expansion into equation (3.40) and 
simplifying for low fkequencies, 
Taking the ratio of distort ion due to junction capacitance non-linearity to 
that due to MOS drain current non-linearity leads to  the the foIlowing, 
The non-iinear capacitance co&cients in equation (3.39) m a y  be obtained 
by power series expansion of the following equation for area junction capacitance, 
P H A  
where Cjo is the zero-bias junction capacirance,VB is the substrate-source bias, 
P H A  is the junction exponent parameter and @ is the built-in potential of the 
junction diodes as given in spice (level 3) diode modeb. Upon substitution of 
parameters &en in Table 2.1.1 of chapter 2, with 4 = 0.9236V, with a 
C source-substrate bias V' = 2.5V, Co = 0.352pF, = 0.033~3 = 0.007, the 
O 
following resuits are obtained: 
H3 Ca -*,= 0.013, e = 0.0015. 
2 MOS 3-MOS 
These show that distortion due to capacitive non-iinearity rnay be neglected 
in our analysis. 
Distortion in a Sampling Mixer due to the Body Effect 
Distortion due to body effect May be caiculated by expressing the threshold 
voltage as a non-linear function of the the source-substrate voltage in the MOS 
drain current equation. This equation rnay now be written as, 
The small-signal drain current id may now be expressed as a power series 
expansion of the source and drain voltages, v, , vd,  
where 
Upon rewriting the differential equation and deriving the Volterra 
coefficients in a rnanner similas to previous cases, the expressions for harmonic and 
intemodulation distortion, when the body effect is included, may be derived as [6], 
where HDt-o, HL?3-o, IMa-o are the expressions for distortion without 
body effect as derived in equations 3.35 - 3.38. Therefore, the efFect of body bias 
on distortion is to add a body bias dependent factor to the distortion. For the 
typical process parameters given in Table 2.1.1 and for VB = -2.5V, this factor is 
1.25 dB for HD2 and 2.5 dB for R D 3  and IM3. 
3.3 Mixing with Finite Fall-time LO Waveform in a 
Sampling 'Mixer 
Distortion analysis for the case of the-invariant analyzed in the previous section 
assumes that a perfect square wave sampling clock(L0) with O faII-tirne has been 
applied at the gate so that the sampling mixer alternates between a t r a c h g  phase 
when the dock is 'BIGH' and a cutoff phase when the output voltage is held 
constant when the clock goes 'LOW'. However, if the sampling-dock voltage 
deviates from the ideal square wave, two effects s t x t  to emerge which will 
invafidate the t i rne-inkant  distortion expressions d e ~ v e d  using the Volterra 
series method. If the gate voltage fall-time is finite, the approximate tirne-cons~ant 
of the circuit as given by: 
graduaily increases since the MOS transistor on resistance increases as the MOS 
leaves the triode region. In the extreme case, for a very slow rate of f d  of the gate 
voltage, distortion may tend to infinity at the instant of cutoff as predicted by 
theinvariant fomulae ( 3.35 - 3.38 ) when (Va - t;) = O. This medianism of 
distortion will be refened to as time-varying distortion. In addition, the precise 
instant of sampling depends not only on the gate fall slew-rate waveforrn but also 
on the input amplitude and frequency resulting in non-unifom-sarnpling 
distortion. 
3.3.1 Distortion due t o  Non-uniforrn Samphg 
In the analysis of the distortion in a sampling mixer using the mode1 in Fig. 3.3 
the output voltage is assumed to be sampled at equaiiy spaced instants. This 
assumption is not exactly true if the gate voltage has non-zero f d - t h e .  The 
instance of true sampüng is when (VGs - Vt) = O, so the time at which sampling 
occurs depends both on gate voltage but also on the input voltage. This introduces 
distortion. 4 simple explanation of the ongin of the distortion due to  
non-uniform-samphg is shown in Fig. 3.6. Assume that a s inwid  of amplitude A 
is intended to be sampled at time to. If the fal l- the of the gate voltage is O ,  then 
the voltage sampied at depends only on the amplitude of the signal at that 
instant. For example, the sampled value of a signal of amplitude A / 2  is exactlp the 
same. Eowever, if the gate voltage falls off with a finite dope and if it sampies the 
sinusoid of amplitude A exactly at  t a  with a value A, the value sampled for the 
sinusoid of amplitude A/2 is no longer the same but is smaller by an error 6 
depending upon the dope of the input sinusoid at t = to and the dope of the gate 
voltage. 
i7 FI gate signal 
Figure 3.6: Distortion due to  sampling error 
-4 forma1 method of analyzing distortion due to sampling error is to expand 
the input signal f (t) , assumed to be smooth, around an intended samphg instant 
at time O,  using power series and determining t ,  the cutoff instant, as a function of 
f ( t )  and the dope of the f a h g  edge. Assume that the gate voltage has a falling 
edge of hite-slope a, where a = 2vG/Tt as shown in Fig. 3.7. 
The falling edge has the form e ( t )  = VG - at. S h c e  the MOS transistor 
enters cut-off at Vsre - VIoura = K, and the input is appüed at the source side, 
sampling occurs at  the instant when e ( t )  - = f (t). Using the approximation 
Figure 3.7: Derivation of cutoff instant t 
f (t)  z f (O) +- f'(0) t ,  and solving for the cut-off t h e ,  
where it is assumed that a is large. Substituting the above expression for t into the 
Taylor expansion for f ( t )  around 0, and collect the fist three order terms, 
where again large or is assumed. Therefore, because of the finite fall-time, the 
sampled value f ( t)  m e r s  fiom the desired value f (O) by additional signal 
dependent terms, which produces distortion. Since the sampling time is arbitrary, 
equation (3.57) is valid if time O b replaced by an arbitrary sampling time. 
The signal dependence c m  be analyzed by Volterra series. The linear term 
in equation (3.57) is f (O), so Hl = 1. The second order term is the product of the 
derivative with the function itself. Using the composition fkom h e a r  terms and 
using symmetrization, the Volterra series coefficients are found to be: 
Using these results in (3.7)-(3.10), hannonic and intermodulation distortion c m  be 
cdculated exactly : 
Comparing the non-unifom-sampling distortion as given bp equation (3.63) with 
the tirneinvariant distortion as given by equation (3.38), 
The above equation shows that the non-uniiorm-sampling distortion becomes 
comparable to 
JTT, where T 
capacitor, and 
the tirneinvariant distortion when the fd-time is in the order of 
is the RC time constant formed by the MOS resistor and the load 
T is the p d o d  of the input signal. Therefore, the sampling error is 
a bigger problem at  high fkequency. Thus, an important requirement in the design 
of a high IF digitizer is the design of an LO b d e r  that can meet the fd-tirne 
requirements imposed bp non-uniform-sampling distort ion. 
3.3.2 Time-Varying Distortion in a Sampling Mixer 
.As mentioned in the previous section, it is necessary to generalize the Volterra 
series to time-varying systems in order to analyze a sampiing mixer with an 
arbitra? LO wavefonn. In this section, a time-varying Volterra series is developed, 
and its kequency response explored. This section of the thesis has been 
contributed by Wei Yu. 
The notion of impulse response can be eady  generalized to linear timevarying 
systems by the addition of another time Pariable [16]. The impuise response of a 
linear the-varying system , hi(t, r ) ,  consists of two variables, and is defined as the 
response of the system for an input of d(t - 7). In this case, the system response 
for an arbitrary input becomes: 
The time variable t is called the observation time and r the launch tirne because 
hl(t ,  r) represents the output observed at time t for an impulse input launched at 
t h e  r. Under general continuity conditions, a Iinear time-varying system can be 
completely charact erized by its two dimensional impulse response. The extension 
of the Volterra series to timevarying systems has been onginaily developed by Wei 
Yu ([12], [Il]). This work shows how to construct higher order time-varying 
kerneis from lower order kerneh in both the tirne and frequency domains. 
Higher order kernek are generalized in a way similar to first order kerneis. 
For example, a second order kernel has two launch time variables plus an 
observation time variable. h2 (t ,  72 )  is the system response to two impulses 
launched at tirne instants TI and rz. In generd, a mildly non-linear tirne-varying 
system has the foUowing Volterra series expansion: 
In the Iinear tirneinvariant case, the impulse response may be found in 
either the time domain or the fkequency domain. In fad, the frequency domain 
sohtion is offen much easier to obtain than the time domoin impulse response. 
However, for tirne-varying systems, the frequency response is no longer well 
defined, and hence, it is necessary to directly apply impulses at the system input 
and find the output expression in the time domain. This amounts to solving the 
dinerentid equation directly, which is not trivial in general. But, for e s t  order 
differential equations, su& as the sampling mixer equation, this method is feasible. 
Suppose that in the mixer equation (3.28), g varies with time. In particular, 
g goes to O when the transistor turns off. The zero state response of the first order 
equation 
is obtained using the integrating factor: 
Setting v,(p) = b ( p  - Ï) gives the impulse response of the k s t  order system: 
Next, the second order kernel is calcdated. In general, a second order system can 
be thought of as the composition of linear systerns as s h o w  in Fig. 3.8. In 
Figure 3.8: Composition of second order system fiom first order systems 
particular, if the impulse reaponses of the linear systems are ha (t, r) ,  hb(t, r) ,  and 
h&, T) respectively, the second order kernel can be computed as follows: 
The expression for third order systems is similar. If in Fig. 3.8 h, is second order, 
and therefore the overall system is third order, then the overail system kernel is: 
Therefore, as was done with the tirneinvariant case, h2 and h3 can be solved 
consecutively. For example, the second order kernel is found by substituting v l ( r )  
fkom (3.67) and setting the input as an impuIse in the solution to the second order 
equation in (3.28) : 
Since the differential equations are linear and first order, there is no theoretical 
difficulty in obtaining the solution. Following this method, the complete time 
domain solution to the system can be obtained. 
In a sampling mixer where the output points of interest are a t  the sampled 
points, it is needed to sample 112 and apply Fourier andysis to the sampled points 
to obtain the second order distortion. This procedure, dthough straightforward in 
theory, is tedious even for a simple system such as the sampling mixer. However, 
as will be shown in the next section, by exploring the frequency domain 
interpretation and by taking advantage of the fact that output is in the sample 
data domain, the problem can be simplified significantly. 
Time-varying Volterra series in Sampled Systems 
Suppose that sampling occurs at time O. Let hl(t, r) be the tirne-varying kernel of 
the system with a non-zero f d - t h e  LO waveform. The Iinear term in the sampled 
output voltage is, 
PO 
where T is the sampling period, and ZIR is the zero input response due to the 
initial condition. Since it is assumed that the RC time constant for the sampling 
mixer is much 
because of the 
by -cm: 
smaller than the sarnpling period, the ZIR is negligible. Aiso, 
srnaIl time constant, the lower limit of integration may be replaced 
Further, since the output voltage of interest is at the sampling instant, the 
time-varying characteristic of importance occurs during the time within a few time 
constants before the sampling instant. This means that the same Volterra kernel 
applies to every sampling instant except the kemels are shifted by nT, integer 
multiples of the sampling period. To sirnplify computation, the Volterra kernel is 
kept identicai for each sampling period. Therefore, instead of shifting the kernel, 
the input signal is shifted backward in time bp nT keeping the sampling instant at 
tirne O. This dectively keeps the functional form of the kernel identical for al l  
samples. Further, there is nothing special about smpling points nT. So, if 
sampling occurs at  an arbitrary time t ,  the sampled voltage can be represented as, 
This y ( t )  is a fictitious signal, whose value at t represents the sampled value of the 
output if sampling is to occur at t. If sarnpling occurs at  instants nT, the output 
voltage samples are just y(T), y(2T), ..., y(nT). Hence the non-ideal samphg  of 
the output signal is reduced to the ideal sampling of y(t), where y ( t )  is related to 
the input x ( t )  by equation (3.74). This is convenient because hannonic distortion 
of the ideal sampled y(nT) is same as the harmonic distortion of the continuous 
signal y (t) .  So the problem of calcuiating distortion in a non-ided sampled output 
is teduced to the problem of cdculating the distortion in the continuous signd y(t). 
The transformation from equation (3.72) ta (3.74) also reduces a 
tirne-varying system to a time-invariant system, as the relation between x and y in 
equation (3.74) is the-invariant. This situation is andogous to the analysis of 
discrete control systems where although a zero-order-hofd is not a timeinvariant 
operation in the continuous time domain, the input-output relation is nevertheless 
time-invariant io the sampled data domain. 
It remains to find the impulse response of the linear time-invariant system 
equation (3.74). Denote its impulse response in the t h e  and frequency domain by 
hl ( t )  and Eil(w), respectively. To find hl, set z ( t )  = b( t )  in equation (3.?4), it 
follows that, 
/ 
The frequency response is its Fourier transform: 
where again, hl(t,  T )  iç the time-varying kernel. 
The same technique applies to higher order systems. For a second order 
system, the sampled data domain response is: 
and the frequency response is: 
Again, the second order kemel rnay be obtained from its composition &om first 
order systems as in equation (3.69). 
The fiequency domai. expression is of most interest. It is in fact possible to 
bypass the time domain expression and obtain the frequency domain result 
directly. Assuming a composition form as in Fig. 3.8, substituting equation (3.69) 
into (3.78), then: 
More succinctly and for convenience ody,  define, 
t 
&(W.  t )  = /__ hi (t, r )e jmdr ,  
and 
t 
A2 (w,, u2, t )  = la /__ hl ( t  , ri, 72) ejW1- ej*n d q  d 9 .  (3.80) 
Then, the following formula is obt ained: 
In particular, setting t = O $ves the sampled frequency dornain kernel for the 
system of Fig. 3.8, 
The Third order fiequency domain representation is similar. If ha in Fig. 3.8 is 
second order, t hen, 
and the overall fiequency dornain kernel is, 
The-Varying Distortion in a Sampling Mixer 
The sampling mixer of Fig. 3.2 is analyzed in the sampled data domain. Assume 
the input side is the source, the output is then the drain, fkom the basic MOS 
equation : 
The MOS transistor conductance is defined as j = K ' ( V ~ ~  - K). The MOS 
transistor enters the cut-off region at  UGS - & = O ,  so the d u e  of j goes to zero at 
each sampling point. Since the RC time constant is assumed to be small, the 
region of most importance is the time right before the samphg instant. Therefore, 
'Assuming the output side being source will givt a siightly diRerat diffcrentiai equation, but 
the form of the answer is the same. 
ij may be approximated by a linear function pnor to each sampling point. This 
açsumption is most wlid if the system time constant is srnaller than the fall-time 
of the gate voltage. In practical cases where this is not true, the analysis yields a 
limiting case and provide a usefuI bound. The dope of the linearly varying g is just 
the siope of the cutting edge WG minus the siope of the input signal us to a first 
order approximation. If /3 = ( ~ K ' V ~ ) / T ~ ~  where VG and TI are as indicated in Fig. 
3.2, and define g = -Pt ,  the MOS equation becomes: 
Letting v, = v;,, vd = u,, expanding uo into its series as before, and 
collecting the e s t  three order terrns, 
To calculate Hl, equation (3.79) is used where 
solved in equation (3.68). 
the time domain hl (t, 7) is already 
where the substitution of g = -Pt and k2 = @/2C are made. This integrai cannot 
be evaluated anaIyticaUy. However, the value of the integral when t is close to O is 
of interest, so the upper limit of the integral is close to zero. The integrand is a 
rapidly increasing function of T as r approaches O ,  so effectively, the only relevant 
portion of the integration is when r is close to O. Therefore, it can be assumed 
that ej- ;r: 1 f jwr. In this case, the integral becomes: 
Hl(w,  t )  = 1 + jw t  - jw - - - ekZt2 ( e r  f(kt) +- 1). c:  
The second order term is evaiuated using (3.81)~ where the tirne-varying kernel is 
obtained from its composition fiorn first order terms: 
Again, approximate ejwt by its Taylor expansion, substitute (3.86) to (3 -88): 
Fortunatek, at t = 0, the last two integrals may be evaluated numericdy, 
where b = 0.234 cornes from the evaluation of the definite integrds. (The relative 
contributions fkom the two integr& are actudy comparable.) Finally, & is 
obtained in the same way: 
The above expression needs to be evaluated for t = O. Because the te- 
contain two integrals, there are in total four definite integrah. This is tedious but 
doable. Yumericdy, the ançwer turns out ta be: 
where c = 0.0913 numericaily. Equations (3.87), (3.90) and (3.92) are the final 
solution to the sampled t i r n e - q u i g  Volterra series. To summarize the resuits in 
tenns of circuit parameters: 
where again a = 0.886, b = 0.234, c = 0.0913 numerically. It may be recalled that 
this result is obtained by assuming a linearly decreasing g. In reality, g is nearly 
constant for a Iarge part of the sampling period. Therefore, this solution is an 
asymptotic case. 
If the Volterra coefficients for the non-ideal sampling MOS sampling mixer 
are cornpared with the tirne-invariant case, it wiU be found that the non-hearity 
due to the timevarying nature iç much smdler than the time-invariant case. 
Notice that the timevarying distortion varies with the cube of the frequency, so 
theoretically, at high fiequency the the-varying distortion rnay overtûke the 
time-invariant distortion. However this does not happen even at around the 1 GHz 
RF frequency range. The tact that the tirne-varying distortion is srnali can be 
intuitively explained. There are two sources of non-linearity from the MOS drain 
current equation: 
An obvioua source of non-linearity ia the square tenn V&, but this effect is 
secondary for the time-invariant case, where the major contributing factor is the 
input signal dependent conductance K'(v& - V,). However, in a non-ideal 
sampling mixer, the first order signal dependence in g is eliminated because the 
sampling dways occurs when VGs - & = O,  hence the local behavior of g prior ta 
cut-off is approximately the same for each sampling point. Therefore, the only 
non-linear factors Ieft are the signal dependence in the derivative of the 
conductance and the V', t e m ,  which are signScantly srnaller . Bowever, we are 
not reallp getting something for fiee here. Although in the case of a non-ided 
mixer, the K'(V& - &) term causes much Iess input dependence in g, the Vcs 
term manifests as an altogether diEerent source of distortion. Because cut-off 
occurs when VGs - Vt = 0, the cut-off time is now input signal dependent. In other 
words, the distortion in the arnpiitude domain is translated into 
non-uniform-sarnpling distortion. 
3.4 Simulation Results and Cornparison wit h Theory 
Hspice simulations are performed to v e m  the theoretical results derived in the 
previous sections for the coses of tirne-invariant, the-varying and 
non-unitorm-sampling distortion. The sampüng miver is fed with either single tone 
or two tones n e z  100hMz at its IF input. For example, to estimate 
intermodulation distortion, a 100.3 and 100.4 MHz signal are applied at the IF 
input, and a lOOMHz squarewave sampüng dock at the gate. Consistent with our 
standing assumptions, the RC time constant during the on period has been chosen 
to be approximately 20ps and therefore much smaller than the 5 ns, the on penod 
of the sampling dock. The NMOS device data for this simulation are given in 
Table 2.1.1. A VGs of 2.5 V has been assumed. 
3.4.1 Simulation Accuracy and Speedup 
A number of precautions have to be taken to ensure numerical accuracy, 
convergence and charge conservation in the simulations. The simulation accuracy 
has to be calibrated with ideal sine tones and simple linear models. The maximum 
time-step value and time algorithm also have to be chosen consistent with the 
dynamic range to be expected fiom simulations. The tirne-step parameter 
( D E L K G )  is crucial in determining simulation accuracy. Experience has shown 
that a DELhL4.X as low as 0.1 ps is necessary to achieve reasonably accurate 
results. Charge conservation is particularly difficult to achieve. It depends on the 
level of the XOS model chosen, the MOS device capacitance (CAPOP) model and 
the integration method. Our experience has also been that the char, me conservation 
models (CAPOP=4 and CAPOP=9 in Hspice) either have poor convergence 
properties or produce numericd inaccuracy. Charge-injection and 
charge-conservation problems have been by-passed by cdculating the device 
capacitances separately and inserting linear capacitances into the circuit and using 
a no-capacitance (CAPOP=5) model. Wit hout these precautions, the simulation 
resdts can be rendered totally usefess. 
Hspice simulation for very srnail values of DELWLY can make the 
simulation time impracticdly long. A major factor in speeding up the simulation 
tirne has been the insight that the RC time-constant during the on penod of the 
MOS transistor is much smder than the on period itself. Thus, since the circuit 
reaches steady state within only a tiny fraction of the on period, it is only 
necessary to simulate around the sampling edge. This has been accomplished by 
repeated simulations at uniform phase intervals of the input sine-wave for a total 
p h a e  interval of 360 degrees, which corresponds to exactly 1 period of the mixed 
d o m  frequency. 
3.4.2 Harmonic Distortion 
Figure 3.9 plots the 2nd and 3rd order harmonic distortion of a samplin, mker 
with a MOS switch W/L of 102 pm/0.8 p z .  The sampling capacitance is 0.2pF. 
.4n additional capacitance of 0.152 pF is added to account for source/drain 
capacitance. A square-wave with fa- t ime varying between 1Ops and 1.281~ is
applied at the gate. In this simuiation the Spice model parameter gamma h w  been 
set to O to =clude substrate bias modulation of the threshold voltage (in order to 
rnake the simulation consistent with the model of non-linearity used for the MOS 
transistor in the theoretical analysis). The distortion picture of the mixer may be 
clarified by dividing the distortion curves in the graph into 3 regions: 
1. A relatively flat portion corresponding to s m d  fd-times up to a few tens of 
picoseconds . 
2. A region with distortion decreasing with f d - t i m e  and having a distinct 
minima. 
3. -4 region with distortion increasing with fd-time occurring for large 
fall-times and with a distinct dope of 20 dB/decade for HD2 and 40 
dB/decade for HD3. 
Region 1 shows an asymptotic behavior towards O faIl-the. This asymptotic 
distort ion value is very close to that predicted fkom time-invariant (time-invariant) 
harmonic distortion mode1 formdae (3.35)-(3.38). This is to be expected since it 
has been shown in section 3.2 that for a fdl-time of 0, the harmonic distortion of 
the MOS sarnpling mixer approaches the tirne-invariant harmonic distortion. 
Region 3 displays asymptotic behavior towards a log-linear relation that 
increases a t  20 dB/decade for W 2  and 40 dB/decade for HDâ. This iine 
corresponds to the distortion predicted by non-uniforrn-sampling distortion 
Figure 3.9: HD?(top trace) and HD3(bottorn trace) in a topplate sampling mixer vs. 
f d -  time 
equations (3.60)-(3.63). Hence, for large fd-times, harmonic distortion is limited 
by non-uniform-sampling dis tortion. 
Region 2 can be explained by the-varying distortion of a MOS sampling 
mixer at whose gate a non-zero fd-time sampling signal is applied. In section 
3.3.2 it was pointed out that for the case of non-ideal sampiing if sampiing error is 
neglected, harmonic distortion, now attributed to time-varying distortion, becomes 
very smaii. Thus it is possible for the fal l- the to Le in an intermediate region 
where the fall-time is large enough so that the contribution due to the 
time-invariant operation is small, while at the sarne t h e  the fdl-time is s m d  
enough that non-dom-sampling distort ion does not manifest itself. 
In order to highlight the role of timevarying distortion it rnay be first noted 
that the third order non-uniform-sampling distortion is proportionai to the square 
of the input fiequency, W .  Thus, for large fall-tirnes, by reducing the input 
frequency non-uniform-samphg distortion may be reduced sufIiciently enough for 
time-mrying distortion to manifest itself over a wider window (Le. region 2) of the 
sweep of faii-tirne. Conversely, by increasing the input frequency, 
non-uniform-sampling distortion may inaease to the point that it completely 
swamps the time-varying distortion. This trend is c o b e d  in Pig. 3.10 which 
plots BD3 vs. fall-time for 25, 100 and 500 bPBz. 
1 O 100 1000 10000 
Fall tirne In ps 
Figure 3.10: IM3 vs TI for 500 (top), 100 (middle) and 25 MXz (bottom) IF frequency 
Thus, it has been shown both by simulation and by tirne-varying analysis, 
that a region with a distortion smder  than the O faU-time asyrnptotic value 
predicted by time-invariant distortion exists which explains the decreasing 
distortion and minima obsemed in this region. The practical significance of this 
result is that the distortion of a MOS samphg mixer can actually be better than 
what would be predicted by time-invariant Volterra series theory by a proper 
choice of fd-tirne. It may be noted that this does not occur for HD2 and BI2 in 
this particular case because non-uniform-sampling distort ion is bigger than the 
time-invariant distortion, even for s m d  fd-times. 
3.4.3 Intermodulation Distortion 
Figure 3.11 shows the intermodulation distortion of the MOS sampling mixer 
obtained by applying two tones a t  100.3 and 100.4 - H z  a t  the IF input and a 
lOOMHz sampling dock a t  the gate. DI; resulting fiom the difference of the two 
input fiequencies is very srnall. DI:, which behaves the same as HD3, is shown. 
The distortion characteristics again match very well with the theoretical prediction 
both for the time-invariant fonnulae developed in section 3.2 and for the 
non-dom-sampling distortion developed in section 3.3.1. Again, the initial 
decrease in the Mg curve as the fali-time increases may be cxplained by the system 
time-varying nature. In general, intermodulation distortion is slightly wone than 
harmonic distortion, but they exhibit similar behavior with respect to fd-tirne. 
3.5 Bottom-Plate Sampling 
In this section bottom-plate sampling is analyzed as a practical application of the 
theoretical results developed earlier. The basic configuration is shown in Fig. 3.12. 
The input is at VIF ,  and the output is taken as the differential voltage between X 
and Y. During sarnpling the bottom switch opens fist which effective fixes the 
amount of charge on the capacitor C., then the top switch opens, which fixes the 
Figure 3.1 1: IN2+  (top- trace) and I& (bot tom-trace) of a sampling mixer vs. fall-tirne 
Intemodulation Oistortion in Top-Plate Track-and-Zold Mixer vs. Fall Tirne using Hspice 
voltage level of X and Y. In the figure, Ci is included as the junction capacitor of 
the top switch, which can be fairly large, and Cp is included as the junction 





The main advantage of bottom-plate sampling is that it eliminates the charge 
injection problem. As expIained in chapter 2, when a MOS transistor turns OB the 
charges that comprise the inversion layer are injected to either the source or the 
drain side depending on the relative impedance seen on each side. In the normal 
case of a sample-and-hold (Fig. 3.2), the impedance on the output side ( l / j w C , )  
can be very srnail, so it attracts the extra chsrges, which disturb the output signal 
level and contribute to distortion. This does not happen in bottom-plate sarnpling. 
At the opening of the bottom switch, charges are injected to  the ground, whüe at 
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Figure 3.12: Bottom-plate Sampling 
the opening of the top switch, the charges are injected to the input. In either case, 
very little extra charges are dumped to the sampling capacitor. 
To analyze this circuit, the transistors are e s t  modelled as simple switches. 
It can be shown that the output voltage has two cornponents: 
where Vb- and V- are the voltages across the sampling capacitor when the 
bottom switch and top switch open respectively. 
Distortion due to the two parts are now analyzed separately. -As  discussed 
before, three cornponents in each part need to be considered: the time-invariant 
distortion, the the-wrying distortion, and the non-uniform-sampling distortion. 
3.5.1 Distortion due t o  Opening of Bottom Switch 
It is noticed that the n o n - d o m  sampling error is s m d  when the bottom switch 
is opened. This is because the source and the drain of the bottom switch are kept 
almost constant a t  the ground level, which eIiminates signal dependent sampling. 
Next, the continuous time distortion can be calculated fkom the coupled 
dinerential equations. Assume that both transistors are working in the triode 
region with device constants K;, K;, respectively. Define gl = K;(V~& - V,) and 
9 2  = K;(VGS~ - & ) y  the governing equations are: 
where X and Y are the voltage on the 2 terminals of the capacitor, i.e. nodes X 
and Y, for which the following Volterra series expansions can be assumed: 
where J, = H, - G, Y ( t )  may be first solved in t e m  of X(t) using the 
second equation in (3.97) to  obtain 
Shus Born 3.97, we can obtain both Y( t ) ,  X ( t )  in terms of u;,,. 
The circuit for evaluation of the coefficients 1, is shown in Fig. 3.13. The 
system equations can be written as, 
The Volterra coefficients rnay now be aolved as , 
where C; = C, f Cp 
Expressions for H D 2 ,  HD3, IM3 may be derived in a manner similar to 
previous cases. A substitution of C, = 0.2pF1 wi = 2xlOOMRt, 
K; = 1.87e - 0 3 ~ 1 ~ ~  for a W / L  = 15 p/0.8 p, (V& - &) = 1.487V , gives second 
harmonic distortion HD2-& = -114 d B .  
The ratio of distortion produced by the bottom switch to that of the top 
switch may now be computed as, 
From the above formula the distortion due to the top switch with 
Wj'L = 13 pm/0.8 pm as compared to that due to the bottom switch of the same 
size is higher by 33 dB. Therefore distortion due to the bottom switch can be made 
negligibly srnaIl. 
If the assumption is made that gi » jwC,, 1, = Gn. Since In has been 
shown to be srnail, the the-invariant distortion in a bottom-plate sampling mixer 
can be considered to be approximately the same as that of the topswitch sampling 
mixer. Therefore, 
Xote that the continuous time distortion is determined by the (W/L) ratio of the 
top switch. 
Findy, the-varying distortion needs to be taken into account. This is 
difncult because the differential equation is second order with non-constant 
coefficients for which solutions are not e d y  found. However, it is possible to 
simplify the situation. When the bottom switch opens, the resistance between the 
source and the drain increases with time and eventudy reaches infinity; but the 
top switch stays closed, hence its resistance is relatively s m d .  Therefore, the top 
switch can be neglected altogether and the problem may be simpMed to that 
shown in Fig. 3.13, which has only one capacitive node, which produces a first 
order equation that c m  be solved. However, as in the case of the simple sampling 
mixer of Fig. 3.2, the tirne-varying distortion can be expected to be much smaller 
than the time-invariant distortion. More importantly, the amplitude of the signal 
at the bottom plate Y( t )  is expected to be much srnalier than the amplitude of the 
input/output in any case. Thus, for ail practical purposes the tirne-varykig 
distortion due to the opening of the bottorn switch is negiigibly small. 
Figure 3.13: Simplified circuit for bottom-plate sampling 
Therefore, as the bottom switch opens, the distortion accumulated is mainlg 
due to the time-invariant operation as expressed in equations (3.105) and (3.106), 
because both the timevarying and the non-uniform-sampling distortions are small. 
3.5.2 Distortion in Opening Top Switch 
The distortion analysis for the top switch is considerably simpler. This is when the 
bottom mit& is open, so the situation is identical to the case in Fig. 3.2 except 
that the capacitor is primarily due to parasitics. The distortion again consists of 
three parts: time-invariant , time-varying, and non-uniform-sampling distortion. 
The time-invariant distortion is given by equations ( 3.35)-(3.38) : 
where the capacitor C here is, 
Since the capacitor in this case is prirnarily due to the parasitic, which is much 
smaller than in the single switch caçe, the time-invariant distortion is smail. The 
non-uniform-sampling distortion is the same as before as given by (3.60)-(3.63): 
Again, the time-varying distortion is very srnall. 
Therefore, as the top switch opens, because both time-invariant and 
tirne-varying distortion are smalI, the total distortion is m a d y  due to the 
non-uniform-sampling distortion due the top switch alone in a top-plate 
non-uniform-sampling configuration. 
3.5.3 Total Distortion 
It can be seen that the distortion due to the opening of the bottom switch cornes 
from the time-invariant operation, and that due to the opening of the top switdi 
comes from non-uniform sampling, so the total distortion is just a linear 
combination of the h o  as in (3.96). 
This is similar to the case of a simple sample-and-hold mixer. However, the 
major difference is that the distortion due to sampling (when the top switch 
which is significant . Therefore, distortion due opens) is Iw by a factor of c,+'c,, 
to a non-zero fd-time is less a problem in bottom plate sampling than in the 
simple case of Fig. 3.2. This is another advantage of bottom-plate sampiing. 
3.5.4 Simulation of Bottom-plate sampling mixer 
Fig. 3.14 shows the plot of HD2 and HDs for a bottom-place sampling mixer 
without body effect (gamma has been set to O). The distortion trend is similar to 
the trend for top-plate sampling mixer shown in Fig. 3.9. However, as e-xpected, 
the non-uniform-sampling distonon is smaller in the former because of the 
attenuation due to the attenuation by the series network consisting of Ca and C, in 
Fig. 3.13. It is also noticed that the dip in HD3 that occurs in a top-plate 
samphg mixer due to timevarying distortion, does not occur in the bottom-plate 
case. -4 convincing explanation for this behavior has no t been found. 
3.6 Design o f L O  BufTer 
Distortion in a sampling mixer has been shown to be dependent upon the fall-time 
of the LO signa1 driving the gates of the mixing transistors. Therefore it is 
necessary to design buffers that can shape the LO signal so that its fd-t ime ia 
minirnized in order to ensure that time-invariant distortion mechanisrn dominates 
for both the top and bottom switches. The LO b a e r  circuit required for 
bottom-plate sampiing mixer is essentially a chah of CMOS inverters as shown in 
Fig. 3.15. The size of the NMOS transistor of the buffers, MN1 and MN3 are 
relatively large to provide a pull-down current current large enough for a desired 
"oce that if a topplate eampling mixer ie used m;nimiim distortion is acbievcd at s fiPite 
fd-time where the -vary in  stortion m e ~ m  is active !P 
Figure 3.14: HD?(top trace) and HD3(bottom trace) in a bottom-place sampling mixer 
s m d  fall slewing time. The fd-t ime achievable is dependent upon the 
drain-substrate junction capacitances of the LO b e e r  outputs, the capacitance 
looking into the gate of the mixer transistors and the loge swing. It may be noted 
that there is a transistor size beyond which the junction capacitances prevent any 
fiirther decrease in fail-time. The derivation of exact analytical solution is 
complicated by the fact that drain-current expressions for the saturation region 
have to incorporate effects such as mobility degradation due to velocity saturation. 
As a resu1t)the farniiiar long-channel square-law relationship between drain current 
and gate-source overdrive ((Vcs - K)) is no longer vaiîd. A second compücation is 
that the pinch-off point is no longer at ((VGs - ',)). One empirical approach 
reported [17], uses an "a-Power Law" in which the Id  a (VGS - VJa, where a is 
dependent upon device Channel length and varies between 2 and I(for a completely 
velocity saturated device). The analytical solution for f d - t h e  is: 
where CL = + Cd, + Cd, is the total load capacitance, 
IDo is the maximum saturation current with gate and drain tied to VDD 
For a mixer transistor W / L  = 100p 4.8pz t h 9  has a total gate 
bu3c.f NMaS 
capacitance of 160 £E', VDD = SV, VDo = 4.417V, a mhar transistor 
(w/d = 60p n~#l .8~rn ,  Cdp i Cdn = 167 fF, the calculated value of Tt is 177 ps. 
n 
The value obtained from Hspice simulation is 160 ps. Therefore, even though this 
mode1 is empirical, it gives a reasonable estimate of the fall-rime of the LO signal 
driving the transistors of the sarnpling mixer. 
* 
Figure 3.15: LO B d e r  driving a bottom-plate sampiing mixer 
3.7 Design Example 
.4ssume that it is required to design a bo ttom-plate sampling mixer with minimum 
length(0.dprn) devices in 0.8 pm BiCMOS technology and with the foUowing 
requirernents : 
Signal amplitude =O .316V(OdBm corresponding to 50 Q )  
SNRkzlc = 70 d B  
IL& = -70 d B  
fsw = 8 M H z  
fa = 20 f i lHz 
f I ~  = 200 M H z  
The process related parameters assumed are given below: 
6 = 1.013 V (including body effect) 
(V& - &) = 1.487 V 
Junction cap. per unit width = Cjw = 1.52 f F / p m  
Device constant K' per ruiit width= K; = 1.39e - 04 A/V2prn 
Using the formula for noise power due to kT/C noise of the sampling transistor 
given in equation (2.13), the value of the sampling capacitance C, is calculated to 
be 0.662 pF. The total capacitance seen in the distortion cdculation inchdes the 
junction capacitance which is dependent upon the size of the top switch. The top 
switch size is determined by expressing the total capacitance as a function of K' 
and by solving the T M ,  equation for time-invariant distortion as a function of K'. 
From the above equation the device conatant of the top switch K& = 0.0298A/V2 
and the (W/L)t, = 214 pm/0.8 pm are obtained. The size of the bottom switch 
may be obtained £rom equation (3.104) (W/L)btran = 20.5pm/0.8 pm. The 
time-constant of the circuit including the junction capacitance is about T = 23ps. 
The requirement on the fall-time of the gate signal so that non-unifom-sampling 
distortion is negligible can be obtained fiom equation (3.64) to be Tt < 340 ps. 
The sampiing mixer LO b d e r  therefore needs to be designed for a fall-time much 
less than this value. For the MOS Gilbert mixer, using the same data for A and 
(VGs - &) and using the expression for LM3 derived using Volterra series given in 
equation (3.24), we obtain an IM3 of at least -47.5 dB (higher if junction 
capacitances are included) which is considerably larger than the T M 3  of the 
designed sampbg mixer. 
3.8 Discrete-tirne vs. Continuous-time Distortion in a 
Sampling Mixer 
The sampling mixer of Fig. 3.2 can be operated both for discrete-tirne as well as 
continuous-time observation. So far , distortion has been calculated in the 
discrete-tirne domain, i.e. by assuming that the sampling mirer is observed by 
taking snapshots of the voltage held in the capacitance when the MOS switch has 
turned off. The question naturally arises how the distortion observed in the 
sampled mode of operation differs fkom the distortion observed in the 
continuous-time mode. This question may be answered under the condition that 
the time-constant of the circuit is s m d  as assumed in the anaiysis for 
discrete-the observation and that the initial conditions of the circuit when the 
switch turns on have a negligible effect on the output Le. the output reaches 
steady state as soon as the switch turns on. The mode1 for the calculation of 
distortion is shown in Fig. 3.16. 
The output of the circuit in the continuous-time domain for an ided square wave 
applied at the gate of the switch can be shown to be: 
Figure 3.16: Continuous-tirne mixer distortion mode! 
where G ( w )  is the fourier transform of the input signal and T, is the sarnpling 
dock period. It is clear that the effect of the sample-and-hold is to perform the 
mking(frequency translation) function but with a conversion gain factor. The 
gains obtained for the dinerent harmonic cornponents of the input signal are: 
Low - f requency : (n = 0) s ( w )  = G ( w )  (3.116) 
Fundamental : (n = -1) S(u) = $11 + j g l ~ ( w  +w,) (3.117) 
2nd Harrna ic  : (n = -2) S(w) = $G(W + 2w.) (3.118) 
3rd Xammnic:  (n= -3) S(W) = a[l+ js] * G(w+ 3 ~ , )  (3.119) 
From the above equations the conversion gains for mi;ang with different harmonies 
are obtahed as: 
C.G-(w = ha) = -6.0dB 
C.G. (W = 3 4  = -5.83dB 
The harmonic and intermoddation distortion for the output of the sampling mixer 
but observed in continuous-time domain may now be related to the distortion 
observed in discrete-time as follows: 
I1M3-cmt - - 1.0 = OdB 
-w3 - dircr 
Therefore, it may be concluded that for a very srnall RC tirne constant and for 
ideal dock waveforms, distortion of the sampling mixer circuit when the output is 
observed as discrete samples is reiated to the distortion when the output is 
O bserved continuousIy. 
Chapter 4 
Design of Passive Sigma-delta 
Modulators for IF Digitizers 
4.1 Introduction 
In chapter 1 it was shown that  the problem of IF digitization c m  be reduced to a 
problem of the design of a sampling mixer and the problem of the design of a 
low-noise base-band A/D converter. This chapter addrwes the second part. 
Base-band A/D converters can be designed using a number of available 
architectures: successive-approximation, pipelined, dgorithmic, flash or 
sigma-delta depending upon considerations such as the bandwidth of the signal 
that is to be converted, power dissipation, chiparea etc. In this chapter, the design 
of the base-band A/D converter using sigma-delta is discussed. The motivation for 
this aichitecture cornes m;rinly nom low bandwidth applications such as wireless 
pagers, cellular phones, videophone and low bit-rate data applications which have 
charnel bandwidths restricted to a few tens of kilohertz and for which 
oversampling is suitable. Furthermore, increasingly aggressive power budgets are 
rnaking it necessary to use passive architectures for the A/D converter ao in the 
case of the sampling mixer. This chapter therefore discwes issues and solutions in 
the design of passive sigma-delta A/D converters upto resolutions of 13 bits and 
docked at frequencies upto a few tens of megahertz. 
Passive sigma-delta A/D converters (that do not use opamps in their 
loop6lters) have been shown in a previous work [l], [18] to  be capable of adiieving 
extremely low power and upto 13 bit resolution for IF digitizers operating with 
upto 10 MHz IF input as well as 10 JlIHz samphg clock frequency. For higher IF 
frequencies, a higher dock frequency is desirabIe for two reasons: 
(a) For a given signal bandwidth, the signal mixed d o m  to base-band by the 
sampling mixer is converted with a larger oversampling ratio and therefore can be 
converted with higher quantization SNR. .4lternativeIy, for a given SXR a wider 
signal bandwidth can be converted. 
(b) -4s shown in chapter 2 aliasing effects cause *de-band RF noise to be 
folded over into the Nyquist band. The aliasing factor reduces at a higher dock 
frequency leading to a better SNR. 
The previous work also discusses a gain-boosting method that was measured 
to provide about 6 dB additional looggain and therefore a corresponding 
improvement in SNR. However, the passive gain-boosting network requires a 
network of CMOS switches in senes which not only slow d o m  the maximum dock 
frequency of the modulator but &O load the nodes of the loopfüter with 
non-linear junction capacitances that give rise to distortion a t  high dock 
fkequencies. 
In the present work a dinerent approach has been taken to improve the 
sigma-delta modulator resolution without cornpromising dock speed. In this 
approach the modulator SNR is improved by reducing the equivalent input noise of 
the comparator by using the bipolar transistor a d a b l e  in BiCMOS processes. 
The do&-speed of the modulator has also been Unproved substantially in the 
present design over previous work by using a BiCMOS preamplifier and latch. It 
should be noted that the design of such cornparators is far more critical than the 
comparators used in quantizers of active loopfilter based siorna-delta modulators 
because the signal levels in the former case are very small and comparable to the 
equident  input noise of the comparator. 
This chapter will begin by reviewing the theory and principle of operation of 
a passive sigma-delta A/D converter. It will then analyze the effect of quantization 
noise, thermal noise due to the switches and the thermal noise contributed by the 
comparator to the total SNR of the converter. Design corniderations for Iow-noise, 
high-speed comparators and a loop-filter are discussed next, followed by a roadmap 
for the sigma-delta modulator design. Finally, the chapter will compare 
comparators using BJT input stages with those using MOS input stages and show 
why BJT input comparators are not suitable because of their equivalent input 
noise current due to base current shot noise. 
4.2 SNR in a Passive Sigma-delta Modulator 
Passive sigma-delta modulators consist of a sample-and-hold and a summing 
network, a switched-capacitor based loopfilter and a 1-bit quantizer consisting of a 
dodted comparator . The switched-capacitor based loopfilter consista only of 
switches and capacitors and implements a low-pass noise-shaping transfer function 
in the discrete-tirne domain. Since the loopfdter does not have any gain and may 
even have attenuation in the signal band, the quantizer provides the requisite loop 
gain necessarp for the modulator to suppress the quantization noise in the signai 
band. The analysis of SNR due to quantization noise and the noise due to the 
comparator have been done in [l] and is reviewed here. 
4.2.1 SNR due t o  Quantization Noise 
A simple mode1 for visualization of the operation of a second-order passive 
sigma-delta modulator is shown in Fig. 4.1. R-C sections R1,Cl and R2,C2 
implement a second-order low-pas transfer functicn which provide noise-shaping, 
by filtering out the quantization noise at low frequencies near the s i pa l  band. The 
comparator functions both as a quantizer and cmcially provides the necessary 
looggain required for proper noiseshaping. The resistor Rz and capacitor CZ 
provide a higb frequency zero in the transfer 
increasing the phase ma@ of the system at 
function to improve stability by 
unity gain in open loop. 
Figure 4.1: Mode1 for passive loopfilter based sigm+cielta modulator 
The maximum SNR that can be achieoed in a second-order modulator can 
be shown, under white-noise assumption for the quantization noise, to be, 
where OSR is the oversampiing ratio and k is the aumber of bits of 
resolution in the quantizer. For a 1 bit (2 level) quantizer this f o d a  gives an 
SNR limit of 108 dB for an OSR of 256(corresponding to say for a dock fkequency 
f, of 10 MHz and a signal bandwidth of 20 kHz). 
In a passive sigma-delta modulator , the analysis of SNR is different from the 
case of active loopfilter based sigma-delta modulators. In the former, the only 
source of loopgain is the gain of the quantizer that needs to be calcdated. The 
gain of the quantizer may be shown to be approximated by the reciprocal of the 
gain of the loopfilter at an input fiequency of half the sampling rate f,. The 
comparator gain may be considered to be uniforrn fiom O to x in the discrete-time 
frequency domain. For a second order system consisting of a cascade of first order 
non-interacting loopfdter stages (in which the second stage does not load the k t )  
the gain of the quantizer can be shown to be, 
where w , ~  (=e-) and w , ~  are the equivalent pole Bequencies fomed by 
the two stages and w, = 2xf,, where f. is the sampling frequency. 
Based upon the mode1 presented in Fig. 4.1, for relativeiy low input 
frequencies w comparated to the dock frequency, the loopgain may be written as, 
e 
The quantization noise power spectral density expressed in v o l t s / G  can 
now be s h o m  to be, 
where F is a constant factor equd to 35.0 . 
From equation (4.5), it is clear that for two non-interacting cascaded stages 
with identical pole fkequencies and for relatively low signal bandwidths, the SNR is 
inversely proportional to the square of the ratio of the pole fiequency to the 
sampling fkequency. This trend is shown in Fig. 4.2. Though the equation for 
loopgain is derived for non-interacting stages, simulation results show t hat t his 
resuit is d i d  in general. The equation aIso shows a sensitivity of -20 dB per 
decade of pole fiequency of each stage (-40 dB per decade for both poles moving 
together). As will be shown later in this diapter, this has important design 
constraints on the sizing of capacitors and the switches. 
A 
Pole frequency( o = w ) 
p l  p2 
Figure 4.2: S N R  vs. pole frequency for passive sigma-delta modulators 
4.2.2 Effed of Comparator(Quantizer) Thermal Noise on SNR 
The comparator thermal noise rnay be accounted for by assuming that the noise 
may be modeled as white noise of uniform spectral density and determining the 
equivalent input rms noise voltage Assuming a 2 pole Ioopflter as 
before, the noise power density referred back to the input of the moduiator, can 
now be shown to be, 
The above equation shows that when the effect of comparator thermal noise 
the SNR is inversely proportional to the sum of the pole frequencies. This trend is 
shown in Fig. 4.3. This is to be expected since for lower pole frequencies, the 
attenuation due to the loopfilter will be higher and therefore the noise due to the 
comparator when referred back to the input of the moddator wil l  be higher. 
Pole frequency( o = o ) 
p l  p2 
Fi- 4.3: EEect of comparator noise on SXR in pasive sigma-delta modulators 
The total input referred noise PSD is given by, 
Thus the SNR due to quantization noise and comparator noise may now be 
plotted as a funftion of the pole frequencies of the IoopfiIter ar, shown in Fig. 4.4. 
R o m  this figure i t  is clear that for a given comparator mis equivalent thermal 
noise there is an optimal pole Iocation a t  which Nmp = Nwnt. 
Quantizacion Noise 





Pole frequency( o = o 
P I  2' 
Figure 4.4: SXR in passive vs. pole frequency sigma-delta modulators 
4.3 Design Considerations for High-speed Low-noise 
Comparat ors 
The comparator of a passive sigma-delta modulator not only serves as a quantizer 
but also amplifies weak signals that result trom the attenuation by the passive 
1oopfiIter. ' dpart fkom quantization noise, two factors tend to introduce 
additional degadation of the weak signal. The first is due to noise generators in 
the devices of the comparator. The second source of degradation is the inability of 
the cornparator to react to small changes in input signal especially at high speeds. 
These sources are not only tedious to anolyze a t  the circuit level but additional 
difficdties arise in incorporating their effects at the sigma-delta modulator systern 
level. This section will discuss important comparator design parameten that affect 
S N R  degradations due to these factors and use a behaviord mode1 that 
incorporates these parameters. The behaviord mode1 wili then be incorporated 
'As WU be behm in a kter section, in thia respect the comparator nrembIes the h t i o n  of 
a low-noise amplifier of an RF front-end except th& the input frequencies are about one-tenth of 
what are encountered in typicd RF stages. 
into a C program that can simdate important effects without taking recourse to 
circuit(Spice) simulations. 
The noise generators in devices may be due to shot noise as in the case of 
base-emitter/basecolIector junctions in BJT, thermal noise due to physicd 
resistors within the devices or l / f  noise. They are dependent upon bias conditions 
such as bias current and are limited by the bandwidth of the signal path in the 
cornparator. These noise sources are cumbersome to deal with analyticallp if the 
circuit consists of more than a few devices. A great deal of simplification rnay 
result if only the input stage is considered. Furthemore, as shown in [4], it is 
possible to mode1 the effect of all noise sources with an equivalent voltage and 
current noise sources at the inputs of the comparator. This approach is adopted 
and for system level simulations of the modulator an equivalent input noise that is 
assumed white from O to f,/2 is ertracted £rom circuit simulation(Hspice) using 
.NOISE and .AC anafysis. 
4.3.1 Overdrive Recovery 
A second important source of SNR degradation is the fact that the rms value of 
the signal a t  its input is very srnail, typicdy a few hundred microvolts. Therefore, 
the comparator may not be able to toggie from one cycle to the next with a change 
in the polarity of the input signal if the input signal is weak. This is due to the 
fact that the comparator interna1 nodes may have memory that may need to be 
reset and overdriven at every dock cycle. More often overdrive recovery problems 
are due to regenerative latch stages that are required for power &cient 
regenerative amplication of the weak signals. This problem is aggravated at higher 
clock frequencies at which the latch or its driving circuitry rnay be unable to 
respond. In order to overcome the previous state stored in the latch, it may be 
desirable to amplify the input signal first and then drive the latch. This is 
accomplished bp a preamplifier stage. 
The effect of poor overdrive recovery on the modulator SNR is illustrated in 
Fig. 4.5. In the first haIf of every dock cycle, the latch output recovers to near 
midway between its latched voltages(+/- VLATCH) With a sficiently large input 
signal, the latch is able to recover to its midway position soon enough to be able to 
toggle fiom its previously latched value as in cycles 1 and II. However, if the input 
level is small or the available settling time is not sdficient, as in cycle III and IV, 
the preamplifier output voltage rnay not be s&cient to overdrive the previous 
state of the latch. This results in a mong code output that results in a tracking 
error and thetefore SNR degradation. 
The SNR degradation due to overdrive recovery depends prhar i ly  upon 
preamplifier gain, bandwidth, latch gain and the latch state voltage. Higher gain 
and bandwidth in the preamplifier help in the overdrive recovery because both help 
to overtum the state of the latch as its output decays f?om its (large) initial state. 
Rowever, a higher preamp bandwidth may not necessarily be desirable because it 
rnay result in excessive noise being adrnitted through the prearnplifer stage. Thus 
a critical part of the design is to be able to optimally design preamplifier gain, 
bandwidth and a latch stage volt, ge that results in the maximisation of the SNR. 
However, in order to be able to do this, a behavioral mode1 of the modulator that 
incorporates comparator noise and overdrive recovery error needs to be built and 
simulated. 
4.3.2 Noise in BiCMOS Preamplifiers 
In high-speed, Iow-noise applications, because of the problem of overdrive recovery 
in a latch, it may be necessary to preamplify the weak input signal with suficient 
gain to drive the latch. Thus a low-noise preamplifier stage is critical. BiCMOS 
technology helps in the design of preamplifiers for these applications mainly 
Figure 4.5: Effect of poor overdrive recovery in passive sigma-delca moduIators 
because of the use of a scaled BJT as a low-parasitic, Iow-noise and 
high-transconductance stage for s m d  signals. The transconductance of a BJT is 
linearly proportional to current (Ic/VT) whereas for a MOSFET it is proportional 
to the square root( d m ) .  This may result in the available transconductance of 
an N-YIOS stage being an order of magnitude poorer for a given drain current than 
that for a BJT with the same collecter current. However, as wiU be shown later 
the shot noise of a BJT causes the quivalent input noise of the BJT input 
camparator to e x e e d  that of ari NMOS input comparator. A secondary 
complication is that at  Iow dock frequencies, the base current may leak off charge 
provided by the capacitors connected to the output node of the 1oopfiIter and 
therefore reduce loopgain. For these reasons a BJT cannot be used directly at the 
input of a comparator. h t e a d  an LWOS/PMOS source foUower is used as a 
bufTer stage to drive a BJT emitter-couplad pair that  provides the buik of the gain 
required for the preamplifer. 
A BiCMOS preamplifier using NMOS input is shown in Fig. 4.6. The source 
follower Ml-Ibias (MZbias) provides the b tx f f e~g  necessary for a capacitively 
driven input. Its gain is less than unity because of the h i t e  input impedance 
looking into the base of 41/42 causes source-degeneration. However, by increasing 
the tramconductance of M l  the gain may be brought to a reasonable value dose to 
unity without incunkg area or input capacitance penalty. The gain of the 
emi t ter-coupled stage is g,-Q 1 Ri and depends on the overdrive recovery 
requirements set by the latch stage following the preamplifier stage. It is set 
typicaliy in a range from 30 - 100. A shorting switch connected to the output 
nodes serves to reset the node at the end of the preamplification phase (Le. during 
phase 4 2 )  and helps in Mproving the SNR due to overdrive recovery errors. 
VDD 
VSS 
Figure 4.6: An NMOS input preamplifier 
Noise Analysia of the Preampiifier 
The dominant sources of noise in the preamplifer are the thermal, ihot and l / f  
noise of Ml/M2, the thermal noise of the basespreading resistance of 41/42 and 
the coliector shot noise of 41/42. The equivdent input noise of the stage may bbe 
found by drawing the small-signai equivalent circuit shown in Fig. 4.7. Rw is the 
on resistance of switches M7 and M8 of the loopfilter in Fig. 4.11. If fiicker noise 
of the M1/M2 are ignoreci, the equiwlent input noise power density and equivalent 
input noise voltage are detennined as, 
The the equivaIent input noise bandwidth, fNa w ,  is
for a 1 pole mode1 approximation where C, is the sum total of alI 
capacitances looking into the output node. Rom equation (4.9) it is clear that the 
cornparator equivalent input noise may be most effectively reduced by 
Increasing g,,~1 which resdts in increased power dissipation 
Reducing g,,.+~b;o. by decreasing its size 
Reducing r6b-41 by choosing 41 with large emitter area 
Reducing the equivalent bandwidth, f ~ ~ w  by increasing CF 
A simple behavioural mode1 of the sigma-delta rnodulator that can simuitaneously 
model the effects of poor overdrive recovery and noise in single-stage comparators 
is shown in Fig. 4.8. The madel takes into account the b i t e  bandwith in the 
signal path upto the point of decision making of the Iatch durÎng the 
preamplification phase(& (shown in Fig. 4.5) by a single time constant r,. Since 
Figure 4.7: Equivalent circuit of an NMOS input prearnplifier 
the circuit is linear, the two effects add up to result in a net positive or negative 
voltage which decides the state of the latch. The gain of the comparator upto the 
decision point(output node of the latch) is modeled by the DC gain of the circuit 
upto the decision making point. During the preamplification phase, the input 
signal is arnplified with a time constant r, while the latch decays to its midway 
point d so  with t h e  constant 7,. During the latching phase any srnall 
positive(negative) voltage that may develop at the decision point causes the output 
to latch to +VLATCH(-VLATCH). 
Preamp time constant , 
Figure 4.8: Behavioral model of sigma-delta modulator with 0.d. recovery modd 
Reference 
The model described above has been incorporated into a C program that 
Output cade 
ScaUng 
simuiates the behaviour of a passive sigma-delta modulator. The effect of finite 
bandwidth has been included by an explicit evaluation of the transient waveform 
at the decision node(1atch output) with the initial condition being the state of the 
latch in the previous clock cycle. The effect of bandwidth limiting seen by the 
equivalent input noise of the comparator has also been incorporated. It may be 
seen that the effect of a d a b l e  preamplifier settling time(Tp) and finite 
bandwidth due to t h e  constant r, can be incorporated by a singie normalited 
parameter equal to their ratio(T,/r,). Some options such as comparator input 
reset, finite input capacitance and input o&et have also been included. For the 
cases in which Iatching OCCLUS in a stage separate stage following the preamp stage, 
it is easy to extend the mode1 descnbed above by proper scaiing of the 
preamplification and overdrive recovery effects. 
S imulatioxi Results 
-4s expected, both finite gain and bandwidth have a significant effect on the 
rnodulator SNR. The variation of SNR wîth finite gain is shown in the plot of Fig. 
4.9 for the cases of moderate bandwidths. The SNR of the comparator increases 
with gain because the SNR is overdrive recovery error limited. Thus a larger gain 
resuits in larger preamplification and therefore the Iatch is able to recover from its 
previous state with smaller input ievels. For very low gains the modulator becomes 
unstable and therefore the SNR degrades rapidly. At very large bandwidths, the 
SNR is almost independent of gain. Here the SNR is limited by comparator noise 
and/or quantization noise. Overdrive recovery errors are small because the 
comparator is able to recover f5om its state in the previous cycle almost 
instantaneously. A larger gain does not help since both signal and noise are 
amplified by the same amount. 
The plot in Fig. 4.10 shows the variation of the SNR with bandwidth for two 
Figure 4.9: SNR variation with gain for moderate and high bandwidth 
values of cornparator equivalent input noise power density for a given loopfilter 
topology. The -3 dB/octave SNR degradation with preampüfier bandwidth. (as 
shown by the -3 dB/octave trend curve) is expected since a doubling in the 
bandwidth resdts in a doubling of noise power admitted and therefore SNR 
degradation of 3 dB. The rapid fall-off in the SNR for low bandwidths is due to the 
comparator being unable to recover from its previous latched state owing to the 
slow decay of the initial condition at the latched voltage during the 
preamplification phase. Thus an optimal bandwidth exists for which both the 
overdrive recovery error and total noise power admit ted are small. 
4.4 Design Considerations for the Passive Loop-filter 
4.4.1 Second-order Loop-filter Capacitor Ratio Design 
The design of Ioopflters of arbitrary order for a passive sigma-delta moddator is 
complicated. The formula developed for the SNR in section 4.2.1 and 4.2.2 may 
no longer be d d  and input range and stability issues may becorne serious. For 
Figure 4.10: SNR variation with bandwidth 
the second-order modulator , filter synthesis progranis may be used to compute 
capacitor ratios required based on cnteria such as the SNR for a &en OSR, 
comparator equivalent input noise maximum capacitor area, capacitor 
ratio spread etc. The design of the loop-filter would then follow an iterative 
procedure illustrated in Fig. 4.21. 
Fig. 4.11 shows a single-ended switched-capacitor loop-fiIter implementation 
of the passive sigma-delta modulator. Capacitors CRI and Cm which are switched 
capacitors and andogous to resistors R1,RS, respectively in Fig. 4.1. Capacitor 
CRO and Cz form the high-fkequency zero that helps to improve loop stabitity 
analogous to the role of Rz and C2 in Fig. 4.1. The dock and data output 
waveforms are shown in Fig. 4.12. The complete loopdelay from the loopnlter 
feedback path to the comparator output is one sample period. Switches M l  and 
M5 may be a conventional bottom-plate sampleand-hold circuit if the input is a 
baseband signal. If the input is an IF signal they may form a part of the 
bottom-plate sampling mixer. If sol their design wiii proceed according to cnteria 
developed in chapter 4. 
Figure 4.11: Passive sigma-delta modulator(sing1e-ended) 
Figure 4.12: Clock timing for a passive sigrnadelta modulator 
4.4.2 Estimation of Thermal Noise due t o  Loop-filter Switches 
The thermal noise due to the switches of the loopfiiter network constrain the 
minimum values of the loopfilter capacitors. This noise may be calculated by the 
foIlowing procedure, 
r Identifp each circuit path for which noise may be sampled ont0 a capacitance. 
0 Caldate  the total capacitance seen ui such a path Cpi .  
Simplift the discrete-time circuit and its t r a d e r  fiuiction 
0 Determine the discrete-tirne frequency transfer function HS;(@) for the 
noise voltage in each path to the output of the Ioopfüter 
The noise variance a t  the output of the loop-filter can be shown to be the 
sum of contributions of the noise variance due to P paths, each of which may be 
cdculated using the discrete-time equivalent of the Paley-Wiener criterion [19]: 
For the loop-filter topology chosen, five noise circuit paths are identified. 
These are enumerated below. 
1. H,, : Ml- CRI - M4 during dl with Cpl = CRI 
C Cl 2- Rd, : M3/M3B- CRI - M 2  - Cl during dz with C p 2  = c,";cl 
C  Ci 3. Es, : Cl - M6 - CRIL during qj2 with C p 3  = Cz+cl 
C CR0 4. fl., : Cm - M7 - Cm duMg & with Cp4 = 
C C2 5. Ha, : CRO - M7 - C2 during & with C p 5  = E+c2 
Ml-M4 during #1: For this path the transfer function is the same as the 
open-1002 transfer-function of the loopfdter. It is determined to be, 
'8 where z = ef and 
The transfer function for path 2 is the same as the path 1 except for a slight 
change in CR from C,, . The output noise variance contributions due to all the 
other paths are similarly calculated after determinhg their conesponding transfer 
functions and using the integral equation (4.11). It may be noted that noise due to 
M7 is contributed both directly in the continuous-time sense as well as in the 
sample-and-held sense as charge stored in CRz/C2. The continuous-the 
component of the noise rnay be taken into account by lumping it with the 
comparator equivalent input noise. 
4.5 Effect of Junction Parasitics: Switch Siz ing 
From a settling viewpoint, it may be desirable to increase the size of the switches 
of the switdied-capacitor loopfilter network so that the gain error resulting fkom a 
finite voltage drop across the switch may be minimized. ln section 4.2.1, it  was 
shown that the quantization SNR has a sensitivity of 6 dB to an octave change in 
pole fkequency. Apart fiom charge injection considerations, this sensitivity has an 
important constra.int on the maximum switch size since the junction capacitances 
of the source/drain to substrate junctions rnay shift the pole locations significantly, 
especially if the capscitors of the switched-capacitor network are s m d .  
Fig . 4.13 shows a switched-capacitor implement ation of the firs t-or der RC 
Fipure 4.13: Junction parasitics of a h t -o rde r  switched-capacitor section 
section RI-Cl of Fig. 4.1. To compute the maximum sw-itch size, we first note that 
in the Iow-frequency approximation model, 
Since the pole hequency wpl is small as compared to the dock eequency, 
CRI becomes much smaller than Cl. The actual size of CR1 may be determined 
fkom distortion consideration to be very s m d .  Since, as shown in equation (4.5), 
the quantization SNR is inversely proportionai to w,~, the junction parasitics due 
to transistors &II, M2, Cjr , Cj2 become important. Therefore, 
From the above equation, for a 2 dB SNR degradation, it rnay be shown that 
dC the maximum allowable fractional change in CRI is = 0.25. 
R i  
4.6 Cornparison of PMOS, NMOS and BJT Input 
Stages 
A cornparison of preamplifier stages w'th NMOS,PMOS and BJT input transistors 
with respect to the equivalent input noise voltage is us&. NMOS input stages 
have an advantage over PMOS input stages in that they offer a larger 
transconductance for the same bias current. However, I/f noise in the former is 
poorer. So the total equivalent input noise   depends pends upon the noise 
bandwidth over which these noise components are integrated. Typical equivalent 
input noise is plotted in Fig. 4.14 for a PMOS and an hXOS input stage with the 
same device size and bias current. The PMOS stage has a thermal noise floor of 
4-97 n ~ / m  whereas the NMOS stage has a thermal noise floor of 4.32 nv/JX7 
Et is clear that over a sufficiently large noise bandwidth the thermd noise 
component may ultimately dominate over the l / f  component. 
Figure 4.14: Equivalent input noise for PMOS and NMOS input preampli 
Effect of base current shot noise 
- 
fers 
X more relevant cornparison for a BiCMOS technology is between NMOS and BJT 
input stages. The finite base current may pose the problem of discharging the 
capacitors connected to the output node of the loopfilter. This problem however 
may not be seriou and in any case rnay not be an issue at high enough clock 
frequencies when the charge frorn the loopfilter is refieshed more fiequently. A 
more fundamental Iimitstion cornes because the noise mode1 for a BJT differs fkom 
that of an NMOS in that the former has a significant equivalent input current 
noise [4]. This noise component, which is due to base current shot noise, causes a 
voltage drop a t  the base when the impedance IooIcing into the source is large. This 
k the situation when the input BJT transistor is C O M ~ C ~ ~  to the output of the 
loop-filter of the rnoduiator. The effect of the equivalent input current noise will bc 
calculated by determining the total input voltage variance developed at the base 
o:,,. This wiu be compared with the variance of the equivalent input voltage 
noise due to coUector current shot noise . 
Figure 4.15: Shot noise mode1 for s B JT input prearnpiifer 
Fig. 4.15 shows the input stage of a Darlington-pair type input for a preampMer 
and the shot noise component of its equivalent input noise current. 
Assuming that the series base resistance rb is negligible, the ratio of the equivalent 
input noise due to base shot noise to that due to coUector shot noise can now be 
shown to bel 
kT where VT = - Q 
From equation (4.21) it k clear that the component of equivdent input noise 
voltage PSD developed at the base due to base current shot noise rnay be very 
sib@kant for large R as would be the case for a Darlington pair input. The factor 
inside the bracket will be approximately 10 for an Ib = 1 p A  and 
R =Pr, = 250 ES1 for P = 100 and r, = 2.5kn where r, is the srnail-signal input 
impedance of the cornmon-emitter transistor QI-4 and P is the curent gain of QI.. 
However, the total noise voltage developed due to the shot noise component will be 
band-limited by the fow-pas filter formed by resistor R and capacitor C looking 
into the output node of the loop-filter, This is shown in Fig. 4.16. The noise due to 
other sources such as collecter shot noise and series base resistance is ais0 shown at 
a PSD level (fi jT). The total integated noise at  the base for a noise bandwidth 
Equation (4.22) shows that for a relatively large input impedance, R and for 
relatively smaii noise bandwidths, the shot noise component of the total 
comparator noise may dominate over other sources of noise and may be larger than 
that of an NMOS preamplifier biôsed with the sarne drain current. 
A Darlington-pair (D.P.) based preamplifier stage shown in Fig. 4.17 was simulated 
for noise analysis. The inductance L serves as an AC open-circuit, but biases the 
Figure 4.16: Equivalent input noise PSD of a BJT input preamplifer 
base input to a desired DC voltage VB so that Q1 is biased for 100 p-4 DC coUector 
current. The capacitor C serves as an ,4C short. The BJT bave sufficiently large 
area so that the collecter and base shot noise components dominate over the 
thermal noise component due to series base resistance. The noise referred back to 
v;, is plotted and compared with a similar stage with Q1 replaced with an NMOS 
transistor as shown in Fig. 4.18. This NMOS transistor is biased with a s m d e r  
transconductance than the input BJT of the Darhgton pair. Note at sufficiently 
high frequencies at which thermal noise dominates, the input referred noise is 
detennined by the transconductance of the respective devices. Then the equivdent 
input noise PSD for the XMOS preamplifier is larger than the D.P. preamplifier. 
For relatively Iow fiequencies upto about 1 LMHz, the equivalent input noise voltage 
for the D.P. preamplifier is dominated by the base current shot noise which dopes 
off at -20 dB/decôde with fiequency as expected from the R-C low-pass filter 
fomed at the inpiit. For the NMOS preampiifer, noise is dominated by the I/f 
noise which ha3 a smaller PSD and different PSD dope than the former case. 
Figure 4.17: A Darlington-pair input preamplifer 
At higher frequencies, the collector curent shot noise component is expected to 
dominate over the base shot noise component for the D.P. prearnpMer which 
results in the flattening out of the PSD curve. In the case of the PMOS 
preamplifier, the thema1 noise should dominate over l / f  noise and as expected, 
the noise PSD exceeds that for the D.P. c s e .  If the equivalent input noise is 
integrated from 10 KHz to 100 MRz, it is found to be 74 pV for the LWOS and 
1.07 mV for the D.P. preamplifiers. Thus these simulations clearly show that 
having a BJT input preamplXet is not desirable when the input source is 
capacitive and the noise bandwidth is s m d .  
Some interesting qualitative cornparisons may be made between the signal 
processing in comparator for passive E - A modulator and the RF processing 
circuits such as LNA especialiy as it relates to noise. Both circuits process weak 
signals that are susceptible to circuit noise. RF circuits require sources with source 
impedances that shouid be optimum for minimum Noise Figure. As shown in 
section 4.6, a BJT input preampwer cannot be driven by a capacitive source as is 
the case when loopfdters are based upon passive switched-capacitor circuits. This 
is analogous to the case when LNA's with smaU input impedance are dr iva  with 
sources with large source impedance(which may be resistive or reactive type) in 
Figure 4.18: Cornparison of eq. input noise PSD in NMOSIBJT input preamp. 
which case the noise performance is like1y to be poor. 
One of the &Terences between the two circuits is in the method of processing of 
wide-band circuit noise. In the comparator circuit, the preamplifier amplifies the 
input signai and also introduces wide-band noise that can be represented by an 
equivalent input noise with PSD N&. This noise is filtered by the pole(s) of the 
preampüfier circuit. Fig. 4.19 shows the mode1 of comparator for noise andysis. 
The preamplüier gain is modeled by a gain block. The band-limiting of wide-band 
noise is represented by an ideai low-paas flter with cutoff f'iequency at fCUbfi .  The 
sampling switch models the latch decision node. If the cutoff fiequency of the 
low-pass filter formed by the preamplifietis less than haIf the sampling fiequency, 
the comparator equivalent input noise PSD is &, the noise PSD of the 
preamplifier. On the other hand, as shown in Fig. 4.20, if the cutoff frequency of 
the low-pass filter exceeds this frequency, the noise spectrum above half the 
sampling rate will fold over into the Nyquist bandwidth, resulting in the equivalent 
input noise to exceed N2mp. This phenornenon is analogous to aliasing of 
wide-band noise for the sampling mixer discussed in chapter 2. It rnay also be 
noted that though the aliasing effect of wide-band does occur in active loop-filter 
based sigma-delta modulators, its effect is not important suice the signal power at 
the comparator(quantizer) input is much larger than in the active case. 
Ideal 
Comparator 
Figure 4.19: Cornparator mode1 for passive sigma-delta moduiator 
4.7 A Design Roadmap 
A design roadmap shown in Fig. 4.21 assists in the design of the Ioopfdter and a 
BiCMOS preamplifier given the ÇNR,bandwidth, power dissipation, power supply 
voltage and technology criterion. The roadmap sssumes that the oversampling 
ratio is determined msinly fiom the quantization SNR requirernents. The design 
starts from the minimum OSR requisement from equation (4.1) and a relaxed 
budget for comparator power. The two iterative loops shown optimize for v,-Fnt 
and u , - , ~ ~  until the two are equal and the power budget constraints are met. 
Equations (4.9) and (4.10) govern the optimization for 
A 1 Wideband Equivalent input noise 
4 1 
Equivalent input noise alter aliasing ef?ect 
Figure 4.20: llliasing effect of preamplifier noise at iatch decision node 
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Figure 4.21: Roadmap for design of pas~ive sigmbdelta modulator 
Chapter 5 
Prototype Design and 
Measurement Result s 
In chapter 3 the distortion in a sampling mixer was analyzed and fomulae for 
distortion in a bottom-plate sampling mixer were derived. Chapter 4 discussed the 
effect of noise due to devices in the comparator and loop-filter on the SNR of the 
passive sigma-delta moddator. The effect of overdrive recovery errors due to h i t e  
preamplifier gain and bandwidth were also discussed through behavioural level 
simulations. In this chapter the design and measurement results of a prototype 
digitizer for 100 MHz IF input implemented in a 0.8 p m  BiCMOS technology is 
presented. 
5.1 Prototype Design 
The complete block level architecture of the prototype designed is shown in Fig. 
5.1. The blocks that lie in the signal paths architecture, including the sampling 
mixer, the laopfilter and the comparator are completely differential from the input 
to the output. This syrnmetry is carried over to layout. This reduces d second 
Figure 5.1: Block level architecture of the prototype IF digitizer 
order distortion in the sampling mixer and the sigma-delta modulator by factors 
which are related to parameter mismatch. For example, a mismatch in K' of 1 % 
is expected to reduce the second harmonic distortion by 40 dB from its 
single-ended value. 
The starting specifications of the optimal design are an SDNR of 78 dB for a 
bandwidth of 40 kHz. The optimal design of the loopfilter and cornparator 
preampliner foIlow the iteration procedures outlined in Fig. 4.21. This leads to a 
- - = 93 pv. 
5.1.1 Sampling Mixer 
Sampling Mixer togswitch size: W/L = 102 pm/0.8 pm,  K' = 0.0138 A/V2. 
Bottom-switch size: W/L = 17 p m / 0 . 8 p m l  Sampling capscitance (CTi): 0.2 pF 
A VGS = 3 V, Va = -2 V haç been assumed. 
Assuming that the sampiing mixer is operating in the tirne-invariant 
distortion dominated region, the distortion may be calculated trom equations 
(3.35,3.36, 3.38) and 3.55(to indude body effect) to be, 
HDz = -62.3 dB,  HD3 = -84.1 d B ,  IM3 = -84.1 dB 
The singleended architecture of the loopfilter is shown in Fig. 4.11. The 
loopfilter has been implemented using E3IOS switches. This helps to improve the 
speed of the basic sigma-delta moddator over a CMOS switch based design by 
reducing the junction parasitics at the various nodes of the loop-filter. It also 
greatly simplifies layout by eliminating the placement and routing of PMOS 
transistors and their dock signais. The loss of dynamic range is not important 
since the signal levels at the various nodes of the loopfilter are less or equal to the 
nns level of the input signai which is O dBm or 0.316 V. 
Loop-filt er Capacitor Ratios 
The optimal capacitor ratios are shown in Table 5.1. 
Table 5.1: Capacitor ratios for prototype design 
Loop-alter Switch Size 
The size of loopfdter switch sizes M6-M7 are obtained fiom equation (4.18). 
hsuming a worst case SNR degradation of 2 dB, 2 = 0.25. For a nominal 
CRI = 0.1 pF, Cj6 = Cjr = 12.5 fF. From the junction capacitor sensitivity data 
AC. given in Table 2.1.1 = 1.5 f F/pm. The widths of transistors M6 and M7 are 
cdculated to be, 
Switch Thermal Noise 
The noise contributions for each noise path descnbed in section 4.4.2 is determined 
by numerical integration and shown in Table 5.1.2. The total rms noise due to 
thermal noise in switches is determined to be 39.2pV for the set of capacitor data 






Table 5.2: kT/C Noise summary 
Total 
5.1.3 Comparator Design 
5 1 0.1998 1 3.45 e - 10 
Integral ~ i ~ - ~ . ~ ~  in V2 
0.01 1 2.07 e - 10 
-- -- 1 15.4 e - 10 
The complete schematic of the BiCJdOS comparator is shown in Fig. 5.2. It 
consis ts of a prearnplifier , regenerative latch, ECL-CMOS converters, bias circuit 
and buEers/pad drivers. The device sizes are given in Table 5.3 and the bias 
currents of the prearnp and latch are given in Table 5.1.3. 
0.01 2.08 e - 10 
0.00114 , 0.474 e - 10 
0.01719 1 7.310 e - 10 
Figure 5.2: Complete BiCMOS comparator schematic 
For the designed operating point of the preamplifier, 
g m - r ~ p ~ i  = 1.884 rnA/V, = 0.464 mA/Vl ra-ql= 83.2 R, r,-ql = 
23.9 kn, g,+~ = 3.78 mA/V, R, = O. Rom equation (4.9) an equident  input 
noise PSD of ,/= = 4.8 n~/& is obtained. The value obtained from Bspice 
is 5.4 n ~ / m .  The preamplifier bandwidth is obtained &om Hspice simulations 
and found to be 154.3 MHz. Thus the total equivalent noise of the comparator is 
obtained Erom equation (4.10) to be = 84.3 p V .  From section 5.1.2, the 
switch thermal noise is calculated to be 40.9 p V .  The t o t a l  noise referred to the 
input of the comparator due to the comparator and the kT jC noise of the 
loopfilter switches is therforel&4.3* ; 40.g2 pV = 93.7 pV.  The behavioural level 
simulator discussed in chapter 4 is now programmed with a thermal noise 
equivalent to this value and gives a SWR of 74.8 dB for an oversampling ratio of 
128. This corresponds to a 40 kHz signai bandwidth for an dock trequency of 20 
Id Hz. 
The resistors RL1 and RL2 are poly resistors. The collecter currents through 
41-42 is partly shunted by PMOS current sources W B W S l  and MPBIAS2. 
These serve to adjust the common-mode swing required at the input of the latch 
stage. 
Regenerative Lat ch 
The BiCMOS regenerative latdi consists of a pair of emitter-folIowers foiiowed by 
two emit ter-coupled pairs QL 1-QL2, QL3-QL4 and two level-shifters formed by 
diode drops available fiom QBUFLl and QBUFL3. The emitter-follower bufTers 
required at the inputs of the latch are implemented with transistors QB11QB2. 
During the prearnplincation phase dl, the signala are k t  buff'ered by the 
emitter-foIlower pairs. Becaw ML1 is switched on the current source 1k.l is 
steered into the common emitters of QL1-QL2 which amplify the signal further at 
their collectors. During phase & , the amplified signal at the collectors of 
QL 1-QL2 are regeneratively ampüfied(amp1ified wit h positive feedback) by 
QL3-QL4 as follows. A srnaIl positive signal at the collector of QL3 is fed back via 
the level shifter to the base of QL4. A negative signal at  the collector of QL4 
sirnilady reduces the voltage a t  the base of QL3. This causes the signal a t  the 
collector of QL3 to rise further and that a t  the collector of QL4 to fall until a 
latched state is reached when QL3 is turned off and 4L4 carries d l  of the sourced 
current Iaosl- The collector of QL3 is now a t  VDD, the positive supply rai1 and 
that of QL4 is a t  V'D - I&a,lRL2. The ernitter-foilower b&er pairs provide a 
low-impedance source for dnving the bases of QLL-QL2. This is necessary because 
the large latch output voltage swings may couple substantial kick-back transient 
noise through the collecter-base junction capacitanceç of QLl-QL2 if their bases 
are driven by a high impedance source. This wodd be the case when the 
preamplifier outputs are directly connected to the bases of QL1-QL2. The 
kick-back noise voltage at the bases of QL1-QL2 with the emitter-follower buffer in 
place depends upon the output impedance and t herefore the tramconductances of 
the emitt er-follower transistors. Therefore the emitter-foilowei stages need to be 
biased with sufficient current to provide adequate low irnpedance at their outputs. 
The level translators QBIiFL1,QBUFLB are required to prevent saturation of 
Q3L-Q4L when the latch voltage swings are large. They further serve to buffer the 
latch outputs for driving the following level translater stage. 
The overdrive recovery error due to the latch may be controiled by the latch 
swing VLATCH = I&iaiRL2 and by minimi+ing the parastics a t  the coilectors of 
Q3GQ4L. The latter can be achieved by using minimum emitter-area devices for 
QLl,QL2,QL3,QL4 and by using poly resistances for RL1,RLZ. It rnay be noted 
that the equivalent input noise of the latch is substantidy attenuated by the 
preamplifier gain and may be relatively unimportant as compared with noise due 
to the prearnplifier. 
The signal swing of the regenerative latch(VLATCH) is typicdly about two 
diode drops. For adlieving rail-to-rait CMOS swings an ECL-CMOS translator is 
required. Transistors MECI and MEC3 implement this function. The output of 
this stage is gated with a tyb2 clock signal to make it compatible with the VREF 
summing circuit at the input of the modulator. The rest of the circuit beyond the 
ECL-CUOS converter implement another stage of latching and buffering t O drive 
the output pad driver circuits. 
I ~ a m e  I Size I 
Table 5.3: Device sizes in prototype design 
Table 5.4: 
5.2 Chip Layout 
Bias currents in prototype design 
Fig. 5.3 shows a microphotograph of the cornpiete chip. The main block consisting 
of the sampling mixer and the sigma-delta modulator is the square-shaped region 
that lies to the left of the logo(WTAI3X). The clock generator block lies beiow the 
logo. Sorne large capacitors that decouple the power, ground and bias lines are also 
visible as square or rectangdar blocks. The IF inputs pads are the top and middle 
pads of the left column of pads and are connected to the main block by Knes that 
are shielded bp a cage structure possible with the thtee metal layers availabie in the 
0.8prn BICMOS process. The bias Lines and reference voltage(VREF) are similady 
shielded. An enlargement of the main block is shown in in Fig. 5.4. The sampling 
mixer and Ioopflter occupies approximately the left half of the chip with the large 
capacitors of loopflter occupying the areas near the top and bottom edge of the 
photograph. The comparator occupies the right haJf of the chip. A zoom of 
sampling mixer and Ioopfilter are shown in Fig. 5.5. The bottom-plate sarnpling 
mixer roughly occupies the rectangular area in the left-center of the photograph. 
Buffers that drive the top and bottom switches and generate the delay required for 
bottom-plate sampling are at the top and bottom of the sasnpling mixer bfock. 
A very important part of the prototype design and testing is attention to 
guidelines for guard-rings, grounding and shielding. The effectiveness of 
guard-rings depends upon the nature of the substrate. For high r-istivity 
substrat es, guard-rings help to reduce the irnpedance of the underlying substrat e 
to qound. Guard-Nigs have been used to isolate the different sections of the chip: 
the clock-generator(digita1) , the sampiing mixer, loop-filter switches and 
capacitors , the preamplifier, latch and ECLCMOS converters and buffers. Apart 
fkom using gard-rings, the back-plane contact has been connected to ground to 
reduce substrate coupled noise. However, at high fkequencies bond-wire 
inductances may increase impedances to ground and reduce the effectiveness of 
this technique. To overcome this multiple ground pads are used. The chip uses 
separate power and ground supplies to isolate the low noise loop-filter and 
comparator sections from noise coupied through the digital supply and ground 
lines. The bias,VREF and power iines are decoupled inside the chip through on 
chip capacitors varying between 10 pF to about 50 pF. 
Figure 5.3: Microphotograph of prototype IF digitizer chip 
5.3 Test Setup for Prototype Measurements 
The test setup for the prototype measurements is shown in Fig. 5.6. The 100 MHz 
input signal is obtained fiom an HP-8648A signal generator and fed into a 5 % 
Figure 5.4: Enlargement of main. IF digitizer block 
Figure 5.5: Edargement of sampling mixer and loopfiiter section 
passband 100 MHz center frequency bandpass filter from STE. The output of this 
fiiter is then fed into a 0-180 degree phase splitter whose two outputs are 
connected to the IF+ and IF- inputs of the prototype board. The two IF inputs 
axe then connected to the IF inputs of the diip through microstrip traces designed 
for a 50 ohm characteristic impedance. These traces terminate at the input pins of 
the chip in 50 ohms to ensure that rdections are minimized. For good second 
harmonic measurements, it is important to make sure that the two input paths . 
from the signal input to the chip input pins are matched to sufficient accuracy so 
that second order(e.g. H D 2 ,  TMzç) distortion is dominated by mismatches due to 
the dinerential Utcuit(sampling mixer) inside the chip. The clock inputs and data 
outputs of the board are connected via microstrip traces to the control and pattern 
ports of a VXI Analog tester which captures data at 20 MHz clock speed and 
stores it in a mernory of 64K depth. The comecting cables and connectors for the 
IF input, dock and data are of BNC type. 
The spurious and phase noise characterization of the IF' signal source 
(HP-8648A) and the clock source (HP VXI analog tester) are critical for SNR 
measurements. The FFT spectrum of the data output at or near the tone 
fiequencies is shaped not oniy by the windowuig function chosen but also the 
phase noise skirts and spurious tones of these sources. 
5.3.1 Board Design Guidelines 
A set of recommendations regarding grounding and shielding that heiped to 
improve the SNR are: 
Potential gound loops in the main IF digitizer board shouid be identified 
and removed 
Logic interface chips such as data bufFers and level translators on the 
main(digitizer) board can cause senous SNR degradation through ground 
induced noise coupling 
Low impedance ground connections between a noisy logic board and the 
main(digitizer) are to be avoided to prevent creation of ground loops 
Clock and data signal connections between boards should be dinerential so as 
to avoid return currents flowing through ground nodes. 
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Figure 5.6: Prototype test setup 
a The test set-up should be enclosed in a mu-metal box which should have a 
top cover 
5.4 Measurements Results 
The output 3f the IF digitizer is a digital bitstream. Distortion and SNR 
rneasurements are done by performing a 64k FFT on this bitstream. A reference 
level calibration is done at the system levei. The SNR is calcdated by calibrating 
the signal power and noise power for a given bandwidth and a given windowing 
h c t i o n  by integration of the FFT output data. Rom system level simulations, for 
VREF = 0.8 V ,  a O dBm (amplitude of 0.316 V for 50 ohms terminations) gives a 
signai peak of 76.2 dB for a Hanning window. The test-setup shown in Fig. 5.6 is 
then calibrated to account for losses in the cables, insertion losses in the bandpass 
filter and splitter. When testing, the input signal is adjusted appropnately to 
account for the Iosses in the input path. 
5.4.1 Idle Channel Noise 
A representative plot of the measured i de  Channel (IF inputs shorted to ground) 
64k FFT spectnun of the output code for a 10 MHz dock is shown in Fig. 5.7. 
The SNR obtained by taking the ratio of a hypothetical O dBrn signal and the 
integrated noise power £rom DC to 20 kHz is found to be 76.8 dB. For a 20 MHz 
dock, the measured SNR is determined to be 73 dB. 
Figure 5.7: 64k FFT plot of an idle Channel test 
5.4.2 Single Tone Test 
A representative FFT plot of single tone test output code in which a 100 MHz IF 
input is subsampled with a sarnpiing clock of 10 MHz is shown in Fig. 5.8. For O 
dBm input signal an HDa of -76 dB and HD3 of less than -80 dB are measured. 
The measured SXR for this test is 72.4 dB. 
Il? Frequency in MHz I 
Figure 5.8: 64k FFT plot d a  single tone test for 100 MHz IF input 
A FFT plot of a single tone test at 150 MRz IF input with a 10 MHz 
sampling clock is shown in Fig. 5.9. The measured SNR for a O dBm input is -70.1 
dB. The HD2 rneasured is -71.4 dB. The third harmonic distortion component is 
buried in the noise floor. 
IF Frequency in LMB~ 
Figure 5.9: 64k FFT plot of a single tone tesi for 150 MHz IF input 
5.4.3 Two Tone Test 
A two tone intermodulation test is performed by taking tones at 100.01 and 100.03 
MHz, and measuring the IM3 distortion at 100.04 MHz. Fig.5.10 shows the plot of 
the FFT for this 2 tones test. An TM3 of -65 dBm is measured for a -3 dBm input. 
5.4.4 Tests at 40 MHz and Higher Clodc Frequencies: 
Tests at  dock fiequencies higher than 20 MHz are hampered by the poor phase 
noise and spurious performance as weU a4 limited rnernory depth of the lOOMHz 
IMS-XL100 tester. This has restricted tests upto 40 MHz dock fkequency that is 
possible (with a designed seriai-psrallel adaptor board) with the HP-VXI tester. 
Another serious limitation cornes fkom the EMI/RFI as well as noise coupled 
through ground paths in the board, power supplies, tester system. PLL-based 
fkequency multiplier solutions were also attempted. These have the problem that 
for the very smafl closed loop bandwidth that is required to filter out the spurious, 
the PLL may be unabIe to lock because of an extrerneiy narrow lock range. 
Ide channel and single tone tests were performed at 40 MHz and higher. For 
tests at 40 M H z  clock frequency, a 1-bit senal to %bit parallei adaptor board was 
designed using FAST TTL logic. The ground loop coupling and shielding issues 
related to boards seriously impacted upon the measured ÇNR. For example, it was 
found that direct ground connections through low-ïmpedance paths (through Say a 
coaxial cable ground) between the main IF digitizer board and the noWy adaptor 
board degrade the SNR by an order of 30 dB or more. Gsing the agidelines given 
in section 5.3.1 the idle charnel noise of the IF digitizer was reduced to 70 dB for 
the 40 MHz clock. 
5.4.5 Summary of Test Results 
A strmmary of test results is shown in Table 5.4.5. Ide channei measurements 
show agreement with behavioural simulation results based upon a cdculation of 
the equivalent input noise of the Ioop-filter and the comparator referred to the 
comparator input. Third harmonic distortion measurement is masked by the noise 
floor and is less than -80 dB indicating that it is within seasonable error than the 
distortion predicted in section 5.1.1. The second h m o n i c  distortion measurement 
shows that the path mismatch (due to gain and phase errors) from the splitter to 
the sampling mixer outputs is about 1.9 dB. This suggests that mixer gain and 
phase rnismatch is substôntial and further layout matching techniques such as 
'quad' structures are necessary. The IM3 rneasured from two tone tests is larger 
than the predicted value and different fiom the rneasured HD3 suggesting that 
distortion mechanisms other than non-linear MOS switch resistance may be 
important. The measured SNR. for single and two tone tests also is poorer from 
the idle channel SNR. This is mostly due dock jitter as explained in chapter 2. A 
precise quantification of this noise is difncult because it is practically difficult to 
measure the variance of clock jitter Tj.  
-- - 
1 Characteristic 1 Test condition 1 value 1 
SNR 1 Ide channel at 40 MHz 1 70.0 dB 1 
RD2 1 100 MHz, O dBm IF ,10 iWIz 1 -76.0 dB 1 
SNR 1 Idle channel at 10 MHz 1 76.8 dB 1 
i HD3 1 100 MHz, O dBm IF ,IO MHz / < -80.0 dB 1 
SNR 
IM3 1 100 MHz, -3 dBm IF ,IO MHz / -65.0 dB 1 
Idle cbannel at 20 MHz 73.0 dB 
HDz 
SNR 
150 MHz, O dBm IF '10 MHz 1 -71.4 dB 
150 MHz. O dBmIF .lOMHz 1 70. ldB 
Figure 5.10: 64k FFT plot of a two tone test with 100.01 and 100.03 MHz IF input 
Chapter 6 
Conclusions 
This thesis demonstrates that the advantages that result fkom digital signal 
processing of low IF s ipals  in a radio receiver as demonstrated in [l] can be 
extended to high IF (100 IdBa and beyond) processing as weU. Traditionaily 
analog functions such as IF channel filtering, -4GC and demodulation can be 
pushed into the digital domain. This can be done by an IF digitizer design with a 
sufficiently low distortion and with sficiently low i n b d  noise to meet most high 
LF processing requirements. The key components in such an IF digitizer design 
have been identified as the design of the sampling mixer and the design of a 
high-resolution sigma-delta modulator. Contributions have been made in both 
Distortion mechanisrns in the sarnpling mixer have been stndied. The 
powerfd and accurate method of Volterra Series has been applied to distortion 
analysis and a cornplete picture of distortion in a sampling mixer has emerged. 
This analysis suggests that for high IF digitization, the most important parameters 
that can essentidy characterize distortion axe the K' of the MOS switch, the gate 
overdrive (VGs - Tr,) and the f d - t h e  Tf of the sampling-dock waveform applied 
at the gate, the frequency of the input signal and the total sampling capacitance. 
Furthemore, Tt essentiaily decides the distortion mechanism. For srnaIl TI, 
distortion approaches the time-invariant regime for which HD2,W3 and Il43 are 
derived using a tirne-invariant Volterra Series analysis. For large Tf , both 
non-unifonn-sampling distortion and time-varying distortion mechanisms are 
active. Distortion formdae are derived for both mechanism. It is shown that for 
high IF timevarying distortion is smaiI. The distortion in a bottom-plate sarnpüng 
mixer is analyzed and it is shown that distortion due to the bottom switch is 
relatively s m d  compared to the top sipitch distortion for al1 the three mechanisms 
of distortion. 
The design of a high-resolution bzseband sigma-delta modulator using a 
passive loopfilter is cnt icdy dependent upon an accurate analysis of the thermal 
noise due to the switches of the loopfilter, the devices in the comparator and 
degradations due to overdrive recovery. The noise due to loopfilter switches and 
the comparator was analyzed. The dependence of a sigma-delta rnodulator SNR on 
prearnplifer gain, bandwidth, latch voltage and comparator noise is aiso shown. A 
cornparison of the comparator equivaient input noise for NMOS,PMOS and bipolar 
inputs was done and it was shown that a bipolar input preampWier stage h not 
suitable for a comparator design. 
Measurements on prototype designs show reasonable agreement with the 
theoretical results for HD3. The degradation in 1343 observed in measmement 
results and the fact that i t  is dinerent from the measured HD3 gives rise to the 
conjecture that it is due to a source of non-Iinearity different kom that of the MOS 
switch. One potential source is the bond-wire inductance. Preliminary simulations 
show that there is noticeable degradation in distortion if a series inductance is 
added at  the input of the sampling mixer. The measured i d e  Channel SNR agrees 
with the theoreticai cdculations reasonably weU. 
Future Work 
WhiIe it was shown that it is possible to analyze distortion in a sarnpling mixer 
reasonably accurateIy, the e&t of gate noise/spurious and wideband FU? noise 
have not been analyzed rigorously and correlated with measurernent resuits. As in 
the case of distortion, this analysis is complicated by the requirement of a 
tirne-varying analysis and is therefore a useful avenue of research. The issue of gain 
and phase mismatch in the I and Q paths of the radio architecture that uses direct 
IF conversion (as in Fig. 1.4) is an important issue. Preliminary work shows that 
the gain and phase mismatch in the sampling mixer is s m d  for 100 MHz Il? but 
degrades with increasing fiequeacy. The gain and phase mismatch in the 
closed-loop transfer function of the sigma-delta moddator due to mismatches in 
the capacitors of the Ioopfilter can also be shown to be small because the feedback 
loop suppresses errors due to mismatches in the elernents of the Ioop. h o t h e r  
important avenue of research is the eEect of bond-w~es in the applications where 
the ZF digitizer inputs are taken from outside the chip. Preliminary simulations 
show that the bondwires in a typical PG-4 package cause s i w c a n t  degradation in 
distortion even for 100 MHz IF. 
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Signal- to-noise ratio 
Power Spectral Density 
Effective mobility of silicon 
Gate capacitance per unit area of a MOS transistor 
W MOS Device Constant equal to pC, z 
Ratio of effective width to efFective length of a MOS transistor 
Threshold Voltage of the MOS transistor 
(including non-ideal effects) 
BJT Bipolar Junction Transistor 
(VGS - &) gate overdrive in a MOS transistor 
